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Abstract 
 
Cubic AlGaN/GaN hetero-junction field effect transistor structures were fabricated by 
plasma assisted molecular beam epitaxy on 3C-SiC (001) substrates. The structural quality of 
the layers was controlled in-situ by reflection high energy electron diffraction and ex-situ by 
high resolution x-ray diffraction, atomic force microscopy and time of flight secondary ion 
mass spectroscopy. Metal-Insulator-Semiconductor structures were realized using plasma 
assisted molecular beam epitaxy and plasma enhanced chemical vapour deposition. The 
characterization of the structures was performed using electrical techniques like capacitance-
voltage-, current-voltage-, Hall effect-measurements and admittance spectroscopy. 
The absence of spontaneous and piezoelectric fields in the cubic AlGaN/GaN system 
allows the fabrication of normally-on and normally-off hetero-junction field-effect transistors. 
However, there were two critical issues in the operation of the fabricated transistor devices. 
On the one hand it was the insufficient insulation of the gate contact and on the other hand it 
was the deficient electrical insulation to the high conductive 3C-SiC substrates. Both effects 
act as parasitic leakage current mechanisms and drop the device performance. 
To improve the gate characteristics an insulating layer is required. Insulating SiO2 and 
Si3N4 layers were produced using plasma enhanced chemical vapour deposition. An in-situ 
method of deposition of Si3N4 directly inside the molecular beam epitaxy chamber is 
discussed. The metal-insulator-hetero-junction-semiconductor-structures were characterized 
by capacitance-voltage- and admittance-spectroscopy-measurements. 
Several techniques were analysed to electrically isolate the conductive substrate from the 
active transistor device. The growth on alternative semi-insulating carbonized silicon 
substrates is discussed. In case of the free standing high conductive 3C-SiC substrate to drop 
the conductivity of the cubic GaN buffer layer carbon doping was used. Due to a large 
conduction band offset between cubic GaN and cubic AlN asymmetric multi quantum well 
structures were grown to prohibit current flow towards the substrate. The investigations were 
performed by current-voltage analysis.  
Using standard ultra violet lithography, thermal metal evaporation, lift-off process, 
reactive ion etching and plasma enhanced chemical vapour deposition transistor devices have 
been fabricated. A cubic GaN field effect transistor operation is presented. Metal-insulator-
semiconductor-hetero-junction field effect transistors with normally-on and normally-off 
characteristic were realized. However, this work will also show that ohmic metal contact 
formation on c-AlGaN/GaN still have to be optimized. 
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1. Introduction 
 
One of the most important fields of research in modern physics is the reduction of 
dimensionality of optoelectronic and electronic devices. The growth of hetero-junction-
structures causes the formation of a two dimensional electron gas (2DEG) at the hetero-
interface. This feature allows an ultra-fast and a high-efficiency electron and data transport. 
The outstanding electronic features are attributed to the characteristic density of states in such 
low dimensional systems.  
AlGaN/GaN hetero-junction field-effect transistors (HFETs) are presently of major 
interest for use in electronic devices, in particular for high-power and high-frequency 
amplifiers. This is motivated by their potential in commercial and military applications, e. g. 
in communication systems, radar, wireless stations, high-temperature electronics and high-
power solid-state switching [1-2]. This is affected by extraordinary high thermal, mechanical 
and chemical stability of the group-III nitrides. State of the art HFETs are currently fabricated 
of the c-plane surface of wurtzite (hexagonal) AlGaN/GaN hetero structures. Their inherent 
spontaneous and piezoelectric polarization fields produce extraordinary large sheet carrier 
concentrations at the AlGaN/GaN hetero-interface. Only a few c-plane orientated 
AlGaN/GaN HFETs exhibiting normally-off behaviour have been reported [3-4]. Therefore 
nearly all of these devices are of normally-on type.The growth of wurtzite GaN along a non-
polar direction (a-plane or m-plane) is an alternative way to reach normally-off HFET 
characteristics [5-7]. It turned out that the output characteristics depend on the gate finger 
orientation using non-polar directions in wurtzite material. However, for switching devices 
and digital electronics field-effect transistors with normally-off characteristics are desirable. 
A direct way to eliminate this polarization fields in HFETs is the growth of non-polar 
cubic (c-) AlGaN/GaN [8-10]. The first HFET with normally-off characteristics based on  
c-AlGaN/GaN hetero-structure [11] was recently realized. However, this device revealed two 
critical issues in the operation of the c-AlGaN/GaN HFET: The gate leakage current and the 
parallel substrate leakage current. The gate leakage current is undesirable for high-power and 
low-noise applications and severely reduces the device performance. Therefore the use of 
metal-insulator layers instead of a Schottky gate contact, leading to the metal-insulator-
semiconductor (MIS-) HFETs, is proposed for improved device characteristics [12-13]. 
Over the years various insulating materials like SiO2, SiOxN and Si3N4 for III-V 
compounds have been widely studied. These insulators are mainly deposited by plasma 
enhanced chemical vapor deposition. However, during transport to the deposition chamber the 
c-GaN surface is exposed to the atmosphere which may lead to the formation of additional 
defect states. A sufficient high quality of the interface between the insulator and nitride 
epilayer is one critical issue of any MIS structure. Growing Si3N4 in-situ, directly in the MBE 
chamber after the growth of c-GaN, may prevent the formation of such defect states [14-15]. 
Two types of insulating layers were investigated in this work [16-17]: Si3N4 and SiO2.  
The insulators were mainly deposited by plasma enhanced chemical vapor deposition 
(PECVD). Si3N4 layers were also successfully produced in-situ inside the molecular beam 
epitaxy (MBE) chamber. The MIS structures were electrically investigated by current-voltage 
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(IV), capacitance-voltage (CV) and by admittance spectroscopy. The results are discussed in 
chapter 5. 
The most suitable substrate for the growth of cubic AlGaN/GaN hetero-structures is  
3C-SiC (001) with an effective lattice mismatch of -3.5 %. However, one of the critical issues 
in the HFET-Operation on this substrate is its high conductivity. It increases the parallel 
conductance of the device resulting in a substrate shunt current. An alternative substrate to the 
free standing 3C-SiC is the so called carbonized Si. The carbonized Si substrate consists of a 
thin (3-40) nm 3C-SiC layer epitaxially grown on 400 µm Si substrate. In consequence of an 
effective lattice mismatch of about 19.7 % between Si and 3C-SiC, the 3C-SiC layer is fully 
relaxed resulting in an increased dislocation density. This is undesirable for high-power and 
low-noise applications and severely reduces the device performance. Hall-Effect 
measurements of c-GaN, grown on the carbonized Si substrates, yield p-type conductivity. 
This feature is also undesirable for n-type HFET operation. 
In chapter 6 several ways of electrical device isolation are discussed. One possibility is the 
use of a carbonized silicon substrate consisting of a thin 3C-SiC layer grown on a semi-
insulating Si substrate. Another solution is carbon doping of cubic GaN, at a certain carbon 
incorporation the conductance of c-GaN reduces by more than two orders of magnitude [18] 
[19]. The third method of electrical separation of the active device from the substrate is an 
incorporation of c-AlN barrier layers, due to a large conduction band discontinuity between c-
GaN and c-AlN of 2.03 eV [20]. An asymmetric multi quantum well (MQW) structure which 
is embedded within the c-AlN barriers prevents the quantum-mechanical tunneling process of 
conduction band electrons [21].  
In chapter 7 FET based on cubic GaN is presented. Also cubic AlGaN/GaN MISHFETs 
are introduced and devices with both normally-on (depletion-mode) and normally-off 
(enhancement-mode) output characteristics are demonstrated. Finally a summary of achieved 
results and a short outlook is given in chapter 8. 
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2. Fundamentals 
The basic properties of a semiconductor material are mainly described by the arrangement 
of atoms. The crystal symmetry of the semiconducting material affects it´s optical and 
electrical properties. In this chapter, basic properties of the hexagonal (wurtzite) GaN and 
cubic (zinc-blende) GaN will be briefly presented. The main focus of attention is given on the 
cubic structure of GaN and AlN and their alloys. 
 
2.1 Properties of GaN 
 
Basically GaN crystallizes in wurtzite (hexagonal) or in zinc-blende (cubic) structure. 
The wurtzite crystal structure of GaN is the thermodynamically stable phase under ambient 
conditions. Only a very narrow parameter window is available to produce the metastable 
cubic GaN phase. Fig.2.1 illustrates the unit cells in wurtzite and zinc-blende structures. The 
wurtzite structure has a hexagonal unit cell, having two lattice constants; a and c while the 
zinc-blende structure is formed from a group of cubic unit cells and has a higher degree of 
crystallographic symmetry as its lattice constants are equal in three perpendicular directions.  
Due to this high symmetry no internal spontaneous and piezoelectric polarization fields occur 
in growth direction [001]. The gallium atoms are localized in a face-centered cubic 
arrangement, their base is a/2 x {(1,1,0);(1,0,1);(0,1,1)}. The nitrogen atoms have the base  
a/4 x {(1,1,1)}, a = 4.53 Å is the lattice parameter of the cubic unit cell [22].The zinc-blende 
structure of GaN features strong covalent bindings between the atoms resulting in high 
thermal, chemical and mechanical stability. These properties make cubic GaN an excellent 
candidate for electronic and optoelectronic high-power devices. Additionally the material is 
distinguished by high isotropy of the dielectric function and the electrical conductivity. 
In Tab.1 the basic parameter of cubic GaN (c-GaN) and c-AlN are presented.  
 
 
a)                                                                        b) 
 
Figure 2.1 Arrangement of Ga and N atoms in wurtzite a) and zinc-blende b) unit cell GaN 
 
 
 
 
 
9 
 
parameter c-GaN c-AlN 3C-SiC 
lattice parameter [Å] 4.53 [22] 4.37 [23] 4.359 [24] 
band gap [eV] 3.26 (dir) [22] 5.93 (dir) [25] 
5.3 (ind) [25] 
2.4 (ind) [26] 
6.7 (dir) [26] 
static dielectric constant 9.44 [27] 8.07 [25] 9.66-9.72 [28, 29] 
 
Table 2.1 Basic parameter of c-GaN, c-AlN and 3C-SiC 
 
The lattice parameter of c-AlxGa1-xN is calculated using Vegard`s law: 
 
a(AlxGa1-xN) = xa(AlN)+(1-x)a(GaN)                                                                     (2.1) 
 
The band gap of AlxGa1-xN alloys is evaluated using following expression: 
 
Eg(AlxGa1-xN) = xEg(AlN)+(1–x)Eg(GaN)+bx(1–x)                                              (2.2) 
 
Equation 2.2 consists of a linear part (Vegard´s law) and a nonlinear expression containing the 
factor which is suggested in reference [30] to be b = -0.76 eV. The bowing parameter b 
represents the magnitude of the parabolic nonlinearity. Since there is a strong variation 
concerning the bowing factor in the literature only the linear part of equ.(2.2) was used in this 
work. 
Another important parameter is the conduction band discontinuity ∆EC at the c-AlGaN/GaN 
hetero-interface. C. Mietze et al. [20] have found a conduction band offset of 1.4 eV by infra- 
red absorption measurements at coupled c-AlN/GaN super-lattice structures. However, in 
coupled super-lattice structures a convolution in k-space occurs. Only the indirect band gap of 
c-AlN of Eg(Γ–X) = 5.3 eV plays a role in this case. Since c-AlxGa1-xN is a direct material up 
to an Al content of 0.71[31] only the direct band gap of Eg(Γ − Γ) = 5.93 eV has been taken 
into account in this work. Therefore the conduction band offset was calculated as follows: 
 
∆EC(AlN/GaN) = 1.4 eV+{Eg,AlN(Γ − Γ)–Eg,AlN(Γ − X)}                                         (2.3) 
 
Thus the conduction band offset between c-GaN and c-AlN is 2.03 eV. 
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pressure during the growth was 7x10-6 mbar, the atomic fluxes of nitrogen, gallium and 
aluminum were in the range of 2x1014 cm-2s-1, 3.6x1014 cm-2s-1 and 3.5x1014 cm-2s-1, 
respectively. N-type doping was achieved using Si which was evaporated from a solid 
effusion cell. P-type doping was realized by carbon incorporation. For a carbon source a CBr4 
sublimation source was used and was directly connected to the MBE chamber. No-carrier gas 
was used and the CBr4 flux was set by a high precision needle valve at a constant source 
temperature of 20 °C. A detailed description of the C doping can be found in section 6.2. 
More details about the MBE are given in ref. [35]. 
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2.3.2 High Resolution X-Ray Diffraction  
 
A sensitive non-destructive method to characterize semiconductor epitaxial layers is 
the high resolution x-ray diffraction (HRXRD) method. Therefore informations about the 
crystal strain, the crystal quality (dislocations), the composition of ternary compounds and 
possible hexagonal inclusions in c-GaN can be obtained. X-ray measurements are described 
by Bragg-condition [36]: 
 
λθ md mhkl =)sin(2
                                                                                                     
(2.5) 
 
Where dhkl
 
is the spacing of the lattice planes indicated by the Miller indices (hkl) triplet, θm is 
the angle of incidence for the diffraction maximum in the m´th order and λ is the used x-ray 
wavelength. For cubic lattice symmetry and a given lattice parameter a0 the spacing of the 
lattice planes dhkl is given by: 
 
222
0
lkh
ad hkl
++
=
                                                                                                   
(2.6) 
 
 
 
In Fig.2.4 the schematically HRXRD measurement arrangement is pictured. A Phillips X-Pert 
materials research diffractometer was used with a copper anode emitting the Kα1 radiation 
with a wavelength of λ = 1.5406 Å. The tube is equipped with a line focus and a hybrid 
monochromator which guarantees a beam divergence of maximum 47 arcsec. The 
monochromator system consists of a graded parabolic mirror in connection with a (220) 
channel cut Germanium crystal. The mirror parallelizes the beam and the Germanium crystal 
removes the Kα2 line. The samples are mounted onto a Euler cradle which allows the 
independent changes of angle of incidence ω, the diffraction angle 2θ, the rotation around the 
surface normal Φ and the incident axisΨ, as well a linear motion in the three directions x, y, 
and z. The measurements were performed in double axis configuration using a  
1/2 ° divergence slit in front of the detector. The diffracted beam is detected by a scintillation 
counter mounted on a rotatable detection circle 2θ. Measurements in 2θ direction imply that 
the angular speed of the detector is twice as fast as the speed of the incident angle. In case of 
scanning symmetrical lattice points it is equal to reflections from lattice planes parallel to the 
sample surface.  
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Figure 2.4 Schematically drawing of the HRXRD measurement arrangement 
 
 
 
We get information with respect to vertically aligned properties, like the composition of 
ternary alloys or the relative lattice parameter of the grown epilayer. The rocking curve is a 
scan with the detector angle in a fixed position, while only the angle of incidence ω is 
changed. From the width of the reflex perpendicular to the surface the density of defects can 
be evaluated using [37]: 
 
( )
2
2
9b
D r
ω∆
=
                                                                                                               
(2.7) 
 
∆ω is the full width of half maximum (FWHM) of the rocking curve and 
2
ab =
r
 
is the 
absolute value of the Burger´s vector assuming a 60 ° dislocation orientation. Measuring  
c-AlGaN/GaN hetero-structures in a mapping mode allows the determination of the Al mole 
fraction within the c-AlGaN layer and the degree of relaxation of the c-GaN buffer. More 
details of x-ray diffraction are given in ref. [38]. 
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Where ND-NA is the net donor concentration, q the single electron charge, ε0 is the electric 
field constant, εr the relative dielectric parameter of the particular semiconductor material, 
dV/dC-2 is the first deviation of the applied voltage and the squared inverse of the measured 
capacitance, and A is the area of the top metal contact. 
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Figure 2.7 Measured capacity vs. applied voltage profile for a c-AlGaN/GaN MISH system 
 
Fig.2.8 shows a doping profile of a measured MISH structure. In the diagram the measured 
electron concentration is symbolized by red dots, the blue solid line was a calculated electron 
distribution using 1D Poisson-Schrödinger solver. A clear electron accumulation [43] was 
detected at the c-AlGaN/GaN interface by using the CV technique [44].   
To determine the capacity C and the conductance G, the LCR-meter collects the pair of values 
for the admittance Y and for the phase angle θ. Separating the absolute Y value using sinus 
and cosines function the ohmic and the capacitive resistance can be evaluated. 
IV- curves of the grown structures were vertically measured using well defined ohmic, or 
Schottky-Contacts, on top of the sample and a grounded ohmic contact at the backside of the 
3C-SiC substrate. For horizontal IV measurements, such as transmission line method (TLM) 
and transistor output characteristics, no ohmic back contact was used. IV measurements were 
performed using an Agilent Precision Parameter Analyzer 4156C. The samples were 
contacted using a SüssMicroTec PM5 manual probe system. In this setup PH100 ProbeHeads 
with tungsten carbide probe needles with a tip radius of 7 µm were used. All electrical 
measurements were performed under light-tight and electrically shielded environment. 
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Figure 2.8 Measured (red dots) and calculated (blue solid line) capacity vs. applied voltage 
for a c-AlGaN/GaN MISH system 
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2.3.5 Hall- and specific layer resistance-measurements 
 
 An approved method to determine the specific layer resistivity ρ and the quantity of 
majority charge carrier n- or p-type is the Hall-effect measurement. Performed in van der 
Pauw geometry, it is possible to obtain the electrical parameter without an extensive sample 
preparation. A huge advantage of the van der Pauw method is that the measurement is 
independent from the sample geometry and the distance of the contact electrodes [45]. Fig.2.9 
shows the schematically Hall-effect measurement arrangement in van der Pauw geometry. 
 
 
 
Figure 2.9 Schematically drawing of the Hall-effect measurement arrangement in van der 
Pauw geometry. A current is impressed between the contacts 2 and 4, the Hall-voltage is 
measured between 1 and 3. B represents the applied homogeneous magnetic field 
perpendicular to the sample surface 
 
The sample dimensions are (5x5) mm², at the four edges of the samples In contact electrodes 
are fixed by soldering. The voltage is applied using Au wires to contact the sample with the 
measuring station. Applying a dc voltage between contacts 2 and 4 results in a current I2,4 
flow between these two electrodes. The Hall-voltage U1,3 is measured between the electrodes 
1 and 3. A Helmholtz arrangement of magnets generates a homogeneous magnetic field of  
B = 400 mT perpendicular to the sample surface resulting in a shift of the Hall-voltage by 
∆V1,3. Hall-coefficient RH is given by: 
 
3,1
4,2
IB
Vd
RH
⋅
∆⋅
=
                                                                                                         
(2.10) 
 
where d is the layer thickness, ∆V2,4 the effective Hall-voltage, B is the applied magnetic field 
and I2,3 is the impressed current between the points 2 and 3. The sign of ∆V2,4/I2,3 determines 
the type of the majority carriers, electrons or holes.  
A KEITHLEY 2612 system source-meter is used as a current generator and for the voltage 
measurement. The source-meter is controlled by a Labview-program. A schematically 
drawing of the measurement arrangement for the specific resistance is plotted in Fig.2.10. A 
dc current I2,3 is applied between the points 2 and 3, the voltage V1,4 is measured between the 
points 1 and 4. The measured resistances R23,14 and R31,24 are given by equ.2.11: 
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Figure 2.10 Schematically drawing of specific resistivity measurement arrangement. A 
current is impressed between the contacts 1 and 4; the voltage is measured between 2 and 3 
 
The specific layer conductance is interrelated to the measured resistance by following 
expression: 
 
( ) ( ) 1expexp 24,3114,23 =⋅⋅⋅−+⋅⋅⋅− RdRd σpiσpi
                                                   
(2.12) 
 
Provided that the four contacts have mirror symmetry and the electrical properties are 
independent of crystal orientation, equ.(2.12) can be solved. That means: 
 
24,3114,23 RR = and 31,2424,31 RR =
                                                                                
(2.13)                          
 
So the specific conductanceσ is given by the following expression: 
 
f
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(2.14) 
 
In equ.(2.14) the correction factor f plays a role in case of not perfectly symmetrically 
arranged contacts. The correction factor is a number between zero and one and can be 
calculated using equ.(2.15):   
 
 
                                                                                                                                            (2.15) 
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This relationship can be solved either numerically or graphically. With the obtained specific 
conductance σ and the Hall-coefficient RH, the Hall-mobility is given by:  
 
H
Hall R⋅=σµ
                                                                                                        
(2.16) 
 
In case of a two conductive layer system (e.g. layer and substrate) equations (2.10) and (2.14) 
have to be modified as follows 
 
                                                                                                                                           
                                                                                                                                           (2.17) 
 
 
 
                                                                                                                                             (2.18) 
 
 
In these expressions σtot, RHtot and dtot stand for the measured values of both layer and 
substrate, the footnotes l and sub indicate the parameter of the measured layer and the 
substrate, respectively.  
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After series and insulator capacitance correction, the remaining parallel conductance Gp value 
only includes interface trap information. The equivalent parallel conductance Gp divided by ω 
is given by 
 
                                                                                                                                     (2.19) 
 
 
where ωit=2pif, Cit the interface trap referred capacitance and τit is the interface trap lifetime 
[48]. Fig.2.14 shows the results of admittance spectroscopy measurement of a metal-Si3N4-c-
GaN structure. The equivalent parallel conductance Gp, divided by the measurement angular 
frequency ω, is plotted as a function of ω. Characteristic maxima occur when the applied 
frequency is equal to the reciprocal value of the interface trap lifetime ωit = 1/τit. 
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Figure 2.14 Gp/ω plotted against ω; Results are obtained from meta-Si3N4-c-GaN structure; 
Gp/ω curves for 5 V (blue), 6 V (red), 7 V (black), and 8 V (green)are demonstrated; relevant 
peak information is indicated by red arrows 
 
The value of Gp/ω at the maximum is Cit/2, where Cit is the capacity associated to the 
interface traps. Once Cit is known, the interface trap density is obtained by using the 
relationship:  
 
                                                                                                                                    (2.20) 
 
where A is the top metal contact area and qel the single electron charge. However, the interface 
trap life time τit is given by the Shockley-Read-Hall model [49]: 
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Here NC is the effective density of states in the conduction band, vth the thermal velocity of 
electrons, σ0n the capture cross section of the trap, EC the conduction band edge, Eit is the trap 
energy level below the conduction band edge, kB the Boltzmann constant and T the 
temperature. 
The frequency ωmax at the maximum of Gp/ω gives τit=1/ωmax and correlates ωmax to a 
corresponding trap energy level Eit below the conduction band edge. The thermal velocity and 
density of states are well known for a specific semiconductor whereas the capture cross 
section of the traps depends strongly on the nature of the trap. The capture cross section can 
take values varying from 10-12 cm² to 10-18 cm² affecting on the energetic position of the traps 
within the c-GaN band gap. Since up to now this value is not known for cubic GaN, in 
analogy to MBE grown GaAs an average capture cross section of 10-15 cm² is assumed [50] to 
convert τit into trap level energies. An aberration of the capture cross section value of +/- three 
orders of magnitude results in a shift of the energetic position of +/- 170 meV within the 
band-gap. 
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3. Device Fabrication 
 
3.1 UV Photolithography  
 
The Lithography process is one of the most important steps in surface structuring 
techniques. Field effect transistor device structuring was done by contact exposition using a 
high pressure Hg vapour discharge lamp. Several lithography steps are needed to produce the 
final MIS-HFET device, which are specified in chapter 3.5. The positive photoresist ARP 
3510 was used in this work, to ease the lift-off process and to get sharp edges. The resist was 
thinned 1:1 with a special diluter AR 300-12. Before applying the photoresist the sample 
surface was cleaned by acetone, propanol and DI- water. Since the c-AlGaN/GaN samples 
were grown under metal rich conditions the formation of Al- or Ga-droplets on the surface is 
possible. To remove the metal residues the samples were dipped in a HCl:DI-H2O 1:1 bath, to 
remove possible Ga- or Al-droplets from the surface, for two minutes. 
The diluted photoresist was applied using the spin coating technique. The rotation speed was 
9000 rot/min resulting in a final resist thickness of 250 nm. The coated samples were dried for 
two minutes on a heating plate at 100 °C at atmosphere. The lithography positioning table is 
movable in x-y-directions to place the coated sample exactly beneath the mask and an 
additional screw is applied to adjust possible contortion in the x-y-plane. By the time the 
sample is in the right position under the mask, the positioning table is carefully moved in  
z-direction until the contact with the mask occurs. The sample is exposed for 20 s. The 
developing process takes place in a developer AR 300-35: DI H2O 1:4 mixture for 30 s 
followed by a 30 s stop bath in DI H2O. More details about lithography technique are given in 
e.g. [51 - 53]. 
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3.2 Thermal evaporation of contact metals 
 
In this work thermal evaporation of metals was used to deposit the contacts on top of 
the grown transistor structures. The thermal evaporation was performed in a high vacuum 
chamber where the background pressure lay at (5-8) x10-7 mbar. Each metal material was 
placed in a tungsten boat which was connected to a power supply unit. The applied voltage 
led to a current flow through the boats resulting in heating the boats and the metal materials 
inside. At certain temperatures the metals began to melt and evaporate in a directed cone. In 
this case the temperature was indirectly controlled by the electric current. During adjusting 
the right current flow the chamber walls and the electric mains were also heated evaporating 
their possible adsorbate atoms, to protect the semiconductor surface from the adsorbate 
impurities a shutter was built in. At a given material density a crystal oscillator evaluates the 
deposited thickness recording the change in the oscillation frequency. It turned out that a 
deposition rate of 0.1 nm/s led to optimum metal contacts concerning the lift-off process. 
After evaporating 5 nm of the metal material the shutter was opened. Ohmic contacts were 
realized depositing Ti/Al/Ti/Au or Ti/Al/Ni/Au (15 nm/50 nm/15 nm/50 nm) stacking 
structures. After depositing ohmic contacts the samples were rapidly thermal annealed (RTA) 
for 30 s at 850 °C in N2 atmosphere in a heating oven. For a Schottky contact application the 
following metal sequence was used Pd/Ni/Au (15 nm/15 nm/50 nm). The Schottky contacts 
were annealed on a heating plate for 10 min at 400 °C in atmosphere [54]. In case of MIS 
structures a metal sequence of Ni/Au (15nm/50nm) was used. These structures were not 
annealed.  
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Parameter c-GaN  c-AlxGa1-xN; x < 0.35 SiO2 Si3N4 
Gas SiCl4 SiCl4 Ar:CHF3 O2:CHF3 
Flux (sccm) 10 10 10.5:10.5 1.4:26.4 
Temperature (°C) 20 20 20 20 
Pressure (mTorr) 10 10 35 35 
rf Power (W) 300 300 150 150 
Etching Rate 
(nm/min) 
200 50 40 70 
 
Table 3.1 RIE process parameter for c-GaN, c-AlxGa1-xN (x <0.35), SiO2 and Si3N4 
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3.4 Plasma Enhanced Chemical Vapour Deposition  
 
For the production of MIS- or MISH-structures an insulator or oxide layer is required. In 
this work MIS-structures, including Si3N4 and SiO2 as insulators, were investigated. For the 
manufacture of MIS-structures used for CV measurements the insulators were deposited by 
plasma enhanced chemical vapour deposition (PECVD). The samples were cleaned prior to 
deposition in acetone, propanol and DI (de- ionized) water. The deposition of the insulating 
layers was done in a Plasmalab 80 Plus unit from the OXFORD Instruments company. The 
operating principle of a PECVD system is shown in Fig.3.2. The process gases were 
introduced in defined amounts (sccm) in the sample chamber. The desired process pressure 
was set by means of a vacuum pump which was connected via a control valve to the chamber. 
The plasma phase was ignited at a certain rf power, an alternating electric field working at 
13.56 MHz accelerated the ionised atoms and molecules.  
 
 
 
Figure 3.2 Schematically drawing of the working principle of the PECVD chamber 
 
Two types of SiO2 insulating layers were deposited at high and at low deposition rates. Also 
Si3N4 and SiOxNy were produced using PECVD method. The deposition formulas including 
gases, gas fluxes, deposition temperature, pressures, rf power and deposition rates are 
summarized in Tab.3.2.  
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Parameter SiO2 (high rate) SiO2 (low rate) Si3N4 SiOxNy 
Gas SiH4:N2O SiH4:N2O SiH4:NH3 SiH4:N2O:NH3 
Flux (sccm) 425:710 20:60 400:30 20:70:30 
Temperature (°C) 300 300 300 300 
Pressure (mTorr) 1000 1000 1000 1000 
rf Power (W) 20 20 20 20 
Deposition Rate 
(nm/min) 
80 1.3 16 4.5 
 
Table 3.2 PECVD process parameter for high and low deposition rate SiO2, Si3N4, and 
SiOxNy  
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conductivity. By increasing the negative gate bias increases the depletion width. This causes a 
decrease of the channel conductivity and a pinch-off occurs at a certain negative gate voltage.  
The basic device dimensions are the channel length LG, channel width Z, channel depth a, and 
depletion depth h. The source electrode is grounded, and the drain and gate electrodes are 
measured with respect to the source. When VG = VD = 0 the transistor is in equilibrium and no 
current flows. For a given VG the channel current increases as the drain voltage increases. 
Eventually, for sufficient large VD, the current will saturate at the value IDsat. 
The basic current-voltage characteristics of a HFET are shown in Fig.4.2 where drain current 
is plotted vs. drain voltage at different gate voltages. The difference of a normally-on 
(enhancement- mode Fig.4.2a) and a normally-off (depletion- mode Fig.4.2b) is depicted.  
 
 
Figure 4.2 Comparison of IV-characteristics: a normally-on HFET; b normally-off HFET 
[48] 
 
The output and transfer characteristics are compared. In case of an enhancement-mode 
transistor, the conduction of the electron channel is low and a positive gate voltage must be 
applied to fill the channel with carriers and so to increase channel conductivity. The 
counterpart is the depletion-mode device, if the channel is conductive with zero gate bias. 
Negative gate voltage must be applied to turn the transistor off. The IV-characteristics can be 
divided into two regions: The linear region, where the drain voltage is small and ID is 
proportional to VD; and the saturation region, where the current remains essentially constant 
and is independent of VD. In case of a normally-off transistor device, as the reverse gate bias 
increases the saturation current IDsat decreases. This decrease occurs because of the reduced 
initial channel width, which results in larger initial channel resistance. Considering the 
transfer characteristics of normally-on and normally-off devise operation, the main difference 
is the shift of threshold voltage along the VG axis. The normally-off device has no current 
conduction at VG = 0, and the current increases as the gate voltage is bigger than the threshold 
voltage VT. 
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4.2 Current-Voltage Characteristics 
 
To derive the current-voltage characteristics for a long channel HFET, it means gate 
length LG>> channel depth a, therefore the following assumptions have to be done: 
1. gradual channel approximation 
2. abrupt depletion layer 
3. constant mobility 
For an arbitrary charge distribution in the channel region the charge Q(h) is given by the 
following integral expression: 
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Where ρ(h) is the charge density within the depletion zone. The dependence of the reverse 
bias voltage V (h) on the depletion zone depth h and ρ (h) can be derived from Poisson´s 
equation as follows: 
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The integration constant c can be determined from the boundary condition that Fy= 0 at  
y = h for an abrupt depletion layer and is obtainable from equ.(4.1), it becomes to: 
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Thus the derivation of the applied bias voltage V(y) with respect to the channel depth y 
becomes:   
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To obtain the voltage V (h) predominating within the depletion layer equ.(4.4) has to be 
integrated from y = 0 to y = h. The voltage is now given by: 
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(4.5)        
 
The maximum value for the upper limit of the integration occurs at h = a (channel depth) and 
the corresponding voltage is the pinch-off voltage VP. 
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Beyond this point the channel current remains essentially constant. The pinch-off voltage is 
given by: 
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Differentiating equ.(4.5) yields: 
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It shows that the voltage change required moving the depletion boundary a given distance, 
increases with the value h and is proportional to the space-charge density at that boundary. 
The junction capacitance under the gate contact is given by: 
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Where A is the gate contact area. The depletion layer thus acts as a plane capacitor with plate 
distance h, and the capacitance is independent of the charge distribution profile. 
To derivate the current-voltage characteristics first, the drain current density has to be taken 
into account and is given by the ohmic law: 
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Here σ(x) is the conductance and Fx the electric field in x-direction caused by the source to 
drain voltage VD. Thus the drain current ID is given by: 
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or 
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Where µ  is the electron mobility and Z the channel width. Substituting equ.(4.7) and 
integrating with the boundary conditions h = y1 at x= 0 and h = y2 at x = L leads to equ.(4.12): 
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Finally the drain current is given by: 
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Equation (4.13) is the basic equation of the long channel HFET. The transconductance gm, 
defined as the derivative of the drain current ID with respect to the gate voltage VG can be 
obtained from equ.(4.13). It is: 
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The partial derivates are obtained from equ.(4.7) and equ.(4.13): 
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Which shows that gm is equal to the conductance of the rectangular section of the 
semiconductor extending from y = y1 to y = y2. 
In the case of an uniform charge distribution equ.(4.13) becomes:  
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Vbi is the built in voltage caused by the Schottky- or the MIS-contact, ND is the effective 
density of states in the conduction band. The transconductance is given by the following 
expression: 
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With depletion width at source (y1) and drain (y2): 
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A more detailed description of the current-voltage characteristics can be found elsewhere  
[47-48]. 
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4.3 Design of a cubic AlGaN/GaN HFET 
 
In contrast to the hexagonal AlGaN/GaN system there are no inherent, internal 
piezoelectric fields along the growth axis in cubic hetero-structures. The formation of the 
2DEG is mainly caused by the background doping of the c-AlGaN barrier- and the c-GaN 
buffer-layer. The n-type unintentional background concentration is probably caused by the 
incorporation of oxygen impurities during the growth. SIMS measurements at c-GaN 
structures show clear incorporation of oxygen within the crystal matrix. A detailed description 
about the background doping concentration is given in chapter 6.2. The typical UID level ND-
NA is (0.5-2) x1018 cm-3 and (1-3) x1017 cm-3 in c-AlGaN and c-GaN, respectively. The 
properties of the HFET device depend on the concentration of the 2DEG at the hetero-
interface. In this chapter section the influence on the 2DEG electron concentration is 
discussed. Using Poisson-Schrödinger-solver software [57] the two dimensional electron 
concentrationn2DEG at the c-AlGaN/GaN hetero-interface was calculated. The amount of the 
electron accumulation at the hetero-interface depends on parameter like the background donor 
concentration ND–NA in c-AlGaN and c-GaN, the thickness t of the barrier- and the buffer-
layer, and the Al content x within the AlxGa1-xN layer. Fig.4.3 shows the calculated n2DEG 
concentration as a function of the background donor concentration of the c-GaN buffer.  
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Figure 4.3 Two dimensional electron gas (n2DEG) concentration at the c-Al0.3Ga0.7N/GaN 
hetero-interface as a function of the background doping concentration (ND – NA) of the c-GaN 
buffer layer. Buffer layer thickness is 600 nm, barrier layer thickness is 30 nm, c-AlGaN 
doping concentration is 5x1017 cm-3 
 
The donor surplus concentration ND-NA within c-GaN was varied between 1x1016 cm-3 and  
2x1018 cm-3. In case of the lowest assumed donor surplus concentration of 1x1016 cm-3 in  
c-GaN buffer layer the two dimensional electron gas concentrationn2DEG amounts  
5x1012 cm-2.The two dimensional concentration increases to 8x1012 cm-2 increasing the donor 
concentration in c-GaN by more than two orders of magnitude. The result shows that 
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increasing the donor concentration in c-GaN is not an effective way to control the two 
dimensional electron gas accumulations at the c-AlGaN/GaN hetero-interface in a wide range. 
The main result is the fact that reducing the background donor concentration in the c-GaN 
layer does not have a significant effect on the 2DEG concentration. A reduced donor 
concentration was for example achieved by carbon doping as it is explained in chapter 6 more 
detailed. 
Another important parameter of the c-AlGaN/GaN hetero-structure is the thickness of the  
c-AlGaN barrier layer. In Fig.4.4 the 2DEG concentration dependence on the c-AlGaN barrier 
layer thickness is depicted. Thickness was varied between 10 nm and 50 nm. 
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Figure 4.4 Two dimensional electron gas (n2DEG) concentration at the c-Al0.3Ga0.7N/GaN 
hetero-interface as a function of the thickness (dAlGaN) of the c-AlGaN barrier layer. Barrier 
layer thickness is 30 nm, background donor concentrations in c-AlGaN and c-GaN are 
5x1017 cm-3 and 1x1017 cm-3, respectively 
 
Up to a thickness of 30 nm the two dimensional electron concentration increases 
exponentially by increasing the thickness factor of six. This result shows that the amount of 
trapped electrons at the hetero-interface is a function of the volume, and on this purpose of the 
included amount of donors of the c-AlGaN layer. The 2DEG concentration saturates 
increasing the c-AlGaN thickness from 30 nm to 50 nm. This behaviour can be explained 
consulting the diffusion length of electrons in cubic group III- nitrides. The diffusion length is 
in the range of 30 nm in c-GaN [58], so increasing the barrier thickness above 30 nm does not 
affect the 2DEG concentration. Further increasing the thickness of the barrier layer is not 
practicable for ohmic contact fabrication. To ensure that the contact metal contacts the 2DEG 
during the RTA process the barrier thickness has to be chosen appropriate. On this purpose a 
thickness between 20 nm and 30 nm of the c-AlGaN layer was preferred in this work. In this 
thickness range the 2DEG can be affected by a factor of two. 
In Fig.4.5 n2DEG is plotted as a function of the Al mole fraction x within the barrier layer at a 
given barrier thickness and background donor concentrations 
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Figure 4.5 Two dimensional electron gas (n2DEG) concentration at the c-Al0.3Ga0.7N/GaN 
hetero-interface as a function of the Al content x. Barrier layer thickness is 30 nm, 
background donor concentrations in c-AlGaN and c-GaN are 5x1017 cm-3 and 1x1017 cm-3, 
respectively 
 
Aluminium content was varied between 10 % and 50 %. The graph of the n2DEG vs. x function 
is similar to that shown in Fig.4.4. Below an Al concentration of 30 % the two dimensional 
electron concentration increases exponentially. The increase is caused by the increased 
potential pocket and so the capability for electrons at the c-AlGaN/GaN interface. The two 
dimensional concentration saturates at a value of about 5.2x1012 cm-2 with increasing the Al 
content from 30 % to50 %. A potential explanation for this result is that the potential trap for 
electrons is filled at 30 % Al content at its maximum, since the repulsive Coulomb interaction 
prohibits further electron accumulation. In this work Al concentrations were used between 10 
% and 30 % for transistor applications. Growing c-AlGaN with Al concentration of more than 
35 % directly on the c-GaN buffer leads to relaxation process which strongly affects the 
structural crystalline properties of the c-AlGaN layer resulting in a low transistor device 
performance. Varying the Al mole fraction between 10 % and 30 % the amount of the 2DEG 
concentration can be varied by a factor of two.  
The influence of the donor concentration within the c-Al0.3Ga0.7N barrier layer on the two 
dimensional electron accumulation at the hetero- interface is depicted in Fig.4.6. The values 
for ND – NA were varied between 1x1017 cm-3 and 2x1019 cm-3. The n2DEG versus ND – NA 
shows a nearly linear behaviour. The 2DEG concentration increases from 6x1011 cm-2 to 
5x1013 cm-2 by two orders of magnitude. Thus the transistor behaviour, enhancement- or 
depletion-mode, can be mainly adjusted by the donor concentration within the c-AlGaN 
barrier. Also a δ-doping within the c-AlGaN layer can be used to increase the two 
dimensional electron density as described in ref. [59-60].  
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Figure 4.6 Two dimensional electron gas (n2DEG) accumulation at the c-Al0.3Ga0.7N/GaN 
hetero-interface as a function of the background doping concentration (ND – NA) of the  
c-AlGaN barrier layer. Barrier layer thickness is 30 nm, background donor concentration in 
the c-GaN buffer layer is 1x1017 cm-3 
 
The combination of the discussed parameter is now used to design the field effect transistor 
device. Fig.4.7 a and b shows examples of the conduction band edge characteristic (red 
continuous line) and the distribution of electron concentration (blue dashed line) at the hetero-
interface for a normally-on and a normally-off HFET, respectively. The continuous black line 
at 0 eV marks the Fermi level EF. A Schottky barrier is applied to the structure surface to 
simulate gate conditions. The barrier height is 0.8 eV. No additional doping was used 
simulating both structures. The UID concentrations within c-AlGaN barrier layer and c-GaN 
buffer layer were assumed to be 5x1017 cm-3 and 1x1017 cm-3, respectively. Thus the 
difference between normally-off and normally-on transistor devices determined only by the c-
AlxGa1-xN barrier layer. In case of normally-on HFET (Fig.4.7a) the thickness of the barrier 
layer is 30 nm, Al content amounts x = 0.35. Normally-off transistor (Fig.4.7b) consists of a 
thinner 15 nm thick c-AlGaN layer with an Al mole fraction of x = 0.15. As described above a 
larger barrier layer volume supplies more electrons to the c-AlGaN/GaN interface channel. A 
second important factor is the depletion width of the Schottky barrier, in case of the thin  
15 nm barrier electrons are completely depleted from the interface. The third factor is the 
larger conduction band offset in c-Al0.35Ga0.65N/GaN sample generating an energetically 
deeper potential trap, compared to c-Al0.15Ga0.85N, for electrons. The result is that at zero bias 
at the Schottky contact the 2DEG within the normally-on device is in the range of  
1x1012 cm-2, while the 2DEG within the normally-off device is completely depleted. 
All these theoretical results were taken into account to design and realize transistor devices 
presented in chapter 7. 
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Figure 4.7 1D Poisson calculation of the conduction band edge and electron concentration in 
c-AlGaN/GaN structures, gate conditions are simulated by a Schottky barrier of 0.8 eV 
applied to the sample surface a normally-on condition and b normally-off condition 
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5. Suppression of Gate Leakage Current 
  
Two types of insulators, namely Si3N4 and SiO2 are compared. Also two types of 
insulator deposition methods are discussed. The main focus of this chapter is given to 
deposition of Si3N4 on c-GaN material. Especially the in-situ deposition process within the 
MBE chamber is discussed in detail. 
 
5.1 Si3N4 as the gate insulator 
 
Si3N4 layers were deposited in-situ on top of cubic GaN grown on 3C-SiC (001) 
substrates. The electric characteristics of the MIS structures are determined by current voltage 
measurements and by capacitance and admittance spectroscopy techniques. Time of flight 
secondary ion mass spectroscopy (TOF-SIMS) was used to investigate the composition of our 
samples.  
From the flat band voltage in the MIS capacitors and a detailed band diagram analysis the 
conduction band discontinuity of Si3N4 and cubic GaN was evaluated to be 1.17 eV which is 
slightly lower than reported for hexagonal GaN [61]. By admittance spectroscopy interface 
state densities are calculated. Current-voltage characteristics were used to evaluate the 
influence of the substrate temperature on the insulating properties of the MIS structures. 
In the described experiments two kinds of sample structures were investigated. In the first 
series the 600 nm thick c-GaN layers were taken out of the MBE chamber and Si3N4 layers 
were deposited by PECVD at a substrate temperature of 300 °C. The deposited insulator 
thickness was estimated from the saturation region of the CV curves assuming a dielectric 
constant of 7.5 for Si3N4 [48]. In the second series Si3N4 layers were deposited in-situ in the 
MBE chamber directly after the growth of the c-GaN buffer using the nitrogen plasma source 
and the silicon thermal evaporation source. The growth temperature of the Si3N4 layers was 
varied between 300°C and 700°C. The growth rate, which lay between 13 nm/h and 15 nm/h, 
was estimated from CV characteristics. The background pressure during the growth was  
7x10-6 mbar and the atomic fluxes of atomic nitrogen and silicon were  
2x1014 cm-2s-1 and 1.8x1015 cm-2s-1, respectively. Using standard lithography circular contact 
structures with a diameter of 100 µm were placed on top of the insulating layer. Metal gate 
contacts were thermally evaporated consisting of 15 nm Ni and 50 nm Au. The ohmic back 
contacts were realized by soldering the highly conductive 3C-SiC on Cu plates with In. The 
dc bias was varied from deep depletion to accumulation and back to deep depletion. An ac-
amplitude of 50 mV was used. Interface trap density values Dit have been extracted by 
admittance spectroscopy.  
Typical CV curves of c-GaN MIS structures measured at 1 MHz, at room temperature (RT), 
are shown in Fig.5.1. The bias voltage was varied from deep depletion (-10 V) to 
accumulation (+10 V). The accumulation capacitance was used to determine the equivalent 
insulator thickness (EIT) assuming a dielectric constant of 7.5 for Si3N4. The EIT of the MBE 
produced Si3N4 layers as a function of the deposition time are shown in the inset in Fig.5.1. 
The thickness of the silicon nitride layers increases linearly with the deposition time. From the 
slope of the linear approximation a growth rate of about 13.9 nm/h was estimated. 
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Figure 5.1 Measured capacitance of the Si3N4/c-GaN capacitors versus the applied dc 
voltage; results of three grown structures are shown; growth temperature was 300 °C, the 
deposition time was varied from one to eight hours; the inset shows the linear function of the 
equivalent insulator thickness (EIT) as a function of the deposition time; the growth rate is 
13.9 nm/h 
 
For negative bias voltages no inversion capacitance is observed. With decreasing voltage the 
capacitance drops and does not saturate. This deep depletion feature is typical for wide band 
gap semiconductor MIS structures, because the generation rate of the minority carriers (holes) 
is extremely low at room temperature. Due to the large time constant resulting from an 
extremely low generation rate of holes the electron quasi-Fermi level will remain unchanged. 
Using equ. (2.8) the net donor concentration was calculated from the capacitance voltage 
characteristics for each structure. 
The flat band voltage in the cubic GaN for each of the structures was derived from the donor 
concentration-voltage diagrams. Fig.5.2 shows the calculated ND-NA versus applied bias 
voltage of each MIS structure near the flat band voltages (from -5V to+7V).The applied dc 
voltage is interrelated with the depletion width of the MIS structure. For the negative voltages 
a constant net donor concentration of approximately 1x1017 cm-3 is measured which is 
attributed to the background donor concentration of the unintentionally doped (UID) cubic 
GaN. This residual background carrier concentration is the same for all our samples and is 
indicated in Fig.5.2 by the grey horizontal line. For a direct estimation of the flat band voltage 
Vfb the donor concentration is plotted versus the applied dc voltage instead of the depletion 
depth. In this way the exponential increase of ND-NA in the strong accumulation regime at 
positive bias can be used to determine the flat band voltage from the intercept point of the 
measured curves with the grey line, which correspond to the background doping in the 
semiconductor. In addition, at approximately 0 V, an additional charge accumulation is 
detected with a maximum of charge carriers of about 3x1017 cm-3, which may be due to defect 
states at the surface of the c-GaN.  
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Figure 5.2 Net donor concentration vs. the applied dc voltage; ND-NA was calculated from 
the CV curves of each MIS structure using equation (2.8) 
 
Fig.5.3 shows the evaluated flat band voltage Vfb as a function of the insulator thickness tin. 
The shift of the flat band voltage is a clear indication of charges in the insulator. The 
experimental Vfb vs. tin data points plotted in Fig.5.3 show an increase of the flat band voltage 
with the insulator thickness. 
 
 
Figure 5.3 Flat band voltage data (red dots) as a function of the insulator thickness; Vfb 
increases with the insulator thickness tin 
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The following discussion is affected to the influence of the substrate temperature during the 
deposition of the Si3N4 layers on their electrical properties. Five silicon nitride layers on top 
of c-GaN samples were grown at temperatures between 300 °C and 700 °C in 100 °C steps. 
The deposition duration was one hour for each sample, so the Si3N4 layers have 
approximately the same thickness. In Fig.5.5 current voltage characteristics of the MIS 
capacitors are shown to illustrate the effect of insulation.  
 
 
Figure 5.5 Current voltage characteristics of the MIS capacitors with Si3N4 as insulator 
grown at different temperatures; to illustrate the effect of insulation the IV curve of a 
metal/semiconductor is also shown (no Si3N4) 
 
A simple metal-semiconductor reference sample was also measured (no Si3N4). For positive 
bias voltages a clear reduction of the current flow by three orders of magnitude for the MIS 
structures grown at 300 °C and at 400 °C compared to the reference sample is observed. The 
sample grown at 600 °C shows a conductivity minimum. Within the measured voltage range 
the current is in the range of 0.1nA at +3 V. This value is more than seven orders of 
magnitude lower as measured for the reference sample. The sample grown at 700 °C shows an 
insufficient insulation and the current is only a factor of five lower than for the sample 
without an insulator at +3 V. 
The current in reverse voltage direction depends also on the Si3N4 growth temperature and 
decreases with higher temperatures. In the sample grown at 600 °C the current is reduced to a 
minimum of 1.5 x 10-11 A at -3 V. The sample grown at 700 °C shows nearly the same 
conductivity like the reference sample. Supposedly the reason for this behaviour is due to the 
high growth temperature which is only 20 °C beneath the growth temperature of cubic GaN. 
Although the exact nature of this effect is still unknown, a diffusion of Si atoms into the  
c-GaN layer, acting as shallow donors, may explain the insufficient insulation and further 
investigations have to be done in future works. From the increase of the IV curves in forward 
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direction the serial conductance 1/RS was calculated. Fig.5.6 shows the results with a clear 
conductivity minimum in the sample produced at 600 °C.  
 
 
 
Figure 5.6 Calculated serial conductivity 1/RS of the MIS capacitors; a minimum of 
conductivity is reached in the MIS structure grown at 600 °C 
 
Two further investigations were performed to understand the conductivity minimum in the 
MIS structure with Si3N4 grown at 600 °C. In the first experiment time of flight secondary ion 
mass spectroscopy was conducted.TOF-SIMS measurements were done by Dr. J. Gerlach 
from the IOM Leipzig. A pulsed 15 keV Ga+ ion analysis beam and a pulsed 0.5 keV Cs+ 
erosion beam were used. To avoid sample charging a pulsed electron shower was applied. The 
negative ion mass spectrum was measured. From this data a depth profile was made for 
selected, representative signals. 
In Fig.5.7 SIMS profiles of insulator c–GaN samples grown at 300 °C (Fig.5.7a) and at 
600°C (Fig.5.7b) are depicted. 
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a 
 
b 
 
Figure 5.7 SIMS profiles of Si3N4/c-GaN structures: a silicon nitride was grown at 300 °C 
and b at 600 °C; for a better overview only the signals for O (red curve), SiN (blue curve) and 
GaN (green) are shown 
 
The diagrams show the SIMS intensity plotted versus the sputtering time for oxygen (red 
dots), silicon nitride (blue squares) and the GaN signal (green diamonds). A silicon nitride 
layer was detected on top of the c-GaN layer. A noticeable incorporation of oxygen is 
measured in all samples. Probably this oxide contamination is formed during the exposition of 
the samples to the atmosphere after the MBE growth process, since the oxygen incorporation 
in the c-GaN layer is more than three orders of magnitude lower than in the Si3N4 layer. The 
oxygen contamination inside the c-GaN layer is due to residual oxygen in the nitrogen gas 
source, which is the same for the c-GaN growth and the Si3N4 growth. Since the nitrogen flux 
oxygen 
contaminated 
Si3N4 
oxygen 
contaminated 
Si3N4 
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was not changed for Si3N4, the growth rate between c-GaN and Si3N4 varies only by a factor 
of 10.The conclusion is that the oxide contamination does not originate from the growth 
process. At the surface SiO2 or SiOxN may be formed, the fraction of the oxygen 
contaminated Si3N4 decreases at higher deposition temperatures and is a function of 1/T as 
illustrated in Fig.5.8.  
 
 
 
Figure 5.8 Fraction of oxygen contaminated Si3N4 as a function of 1/T; at temperatures 
between 400 °C and 600 °C a nearly linear regime with 1/T is observed 
 
The oxygen contamination is probably due to the formation of SiO2 and SiOxN on the Si3N4 
layers. With higher temperatures the porosity may decrease minimizing the oxide 
contamination and also the leakage current through the insulator. However, this approach 
does not explain the increase of the conductivity in the sample grown at 700 °C.  
The second step of investigation is the flat band condition in the grown samples. As discussed 
in this section before the non-zero electric field dropping across the insulator is caused either 
by charges inside the insulator or by interface trapped charges at the Si3N4/c-GaN interface. 
To improve the insulating properties of the Si3N4 layer this parasitic charge should be reduced 
to a minimum. A hint of the reduction of these charges is a decrease of the flat band voltage. 
Fig.5.9 shows CV characteristics of the samples which were reported in the IV analysis above 
(Fig.5.5).  
A drop of the capacitance at zero bias is observed for the sample grown at 700 °C indicating 
that the ohmic regime becomes dominant in this structure at positive voltages. This 
observation fits very well with the high current in this sample (see Fig.5.5). The samples 
grown at 300 °C and 400 °C show a slightly lower accumulation capacitance than the samples 
grown at 500 °C and 600 °C that indicates a different insulator thickness. The Si3N4 thickness 
was calculated to be approximately 14 nm for the low temperature samples and 12 nm for 
higher temperatures. As reported in our discussion before, the flat band voltage was extracted 
from ND-NA vs. applied voltage profiles. The flat band voltage decreases with increasing the 
growth temperature and reaches a minimum in the sample grown at 600 °C.  
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In Fig.5.10 the measured flat band voltage is plotted as a function of the inverse growth 
temperature (red circles).  
 
 
 
Figure 5.9 Capacitance voltage characteristics of the MIS capacitors; the growth 
temperature for in-situ MBE grown Si3N4 was varied between 300 °C and 700 °C 
 
 
 
Figure 5.10 Extracted values for the flat band voltages of the MIS capacitors as a function of 
the reverse growth temperature 
 
A nearly linear behaviour of Vfb vs. 1/T with a high degree of correlation is observed. 
Summarizing these results the flat band voltage is reduced to a minimum for Si3N4 grown at 
600 °C. The consequence is the reduction of the non-zero electric field across the insulator. 
This may cause the outstandingly insulation properties of this layer. 
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5.2 SiO2 as gate insulator  
 
SiO2 insulating layers were deposited by PECVD method. Two different types of SiO2 
were produced. The first type is deposited under high SiH4 and N2O fluxes, consequently the 
deposition rate was high it was 80 nm/min. To produce the second type of SiO2 the gas fluxes 
were reduced (also compare with Tab.3.2), the deposition rate was 1.5 nm/min. The SiO2 
MIS diodes were compared with Si3N4 diodes by admittance spectroscopy. 
In Fig.5.11 the obtained density of interface states Dit is plotted versus energy of the trap level 
within the gap of c-GaN. For calculation equ.(2.21) was used. 
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Figure 5.11 Interface defect state densities Dit versus energy Eit within the band gap of c-
GaN. The data from the MBE produced structure (green diamonds) are compared with 
PECVD produced Si3N4 (orange diamonds) fast deposition SiO2 (red circles), and slow 
deposition SiO2 (black squares) capacitors 
 
An increase of Dit (Eit) with increasing energy is observed in structures with Si3N4 produced 
by PECVD, indicating a distribution of interface defect levels at about 0.3 eV below the 
conduction band with a maximum trap density of about 2x1012 cm-2eV-1. In structures with 
Si3N4 produced by plasma assisted MBE the trap states seem to have less energy spread. A 
maximum trap density of 2.5x1011 cm-2eV-1 at about 0.4 eV below the conduction band edge 
is found. Thus growth of Si3N4 under high vacuum conditions in the MBE chamber directly 
after the growth of c-GaN reduces the interface trap density by more than one order of 
magnitude. Since the interface is not in contact with the atmosphere the incorporation of 
impurities causing traps or mobile charges in the Si3N4 layer is significantly reduced. In case 
of SiO2 as the insulating layer the high flux PECVD produced layers show a maximum 
amount of defect states it is in the range of 1x1013 cm-2eV-1 and 4x1013 cm-2eV-1 [62]. On the 
other hand the reduction of the gas fluxes within the PECVD chamber produces SiO2 layers 
with a minimum interface related defect states. The amount of the defect states is in the range 
of (1-2)x1010 cm-2eV-1 the energetic position is around 0.22 eV below the conduction band 
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edge EC. This extremely low interface trap concentration is the lowest ever reported in  
c-GaN/SiO2 system. The value is comparable to the well investigated Si/SiO2 system of  
1010 cm-2eV-1 reported in [48]. Assuming a surface density of atoms of about 1015 cm-2 it 
means one interface trap per 105 surface atoms is present. This extremely low amount of 
interface traps is supposedly caused by the slow deposition method by PECVD at low SiH4 
and N2O gas fluxes. At a deposition rate of 1.5nm/min, the c-GaN surface is passivated in an 
optimal way so the most interface traps could be neutralized. Since this is only an approach it 
needs further investigations to understand completely the c-GaN/SiO2 interface effects. 
Summarizing this chapter it should be mentioned that all the detected interface related defect 
states are located between 0.2 eV and 0.4 eV below EC. We assume that these defects are 
caused by Ga dangling bonds which capture electrons and therefore act as acceptors. In the 
further work only the low interface traps SiO2 insulating layers were used for MIS structures 
for gate application. 
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6. Electrical separation between the substrate 
and the HFET device 
 
6.1 Carbonized Si substrates 
 
One possibility to avoid parasitic substrate leakage current is the use of carbonised Si 
(001) substrates. The substrates were produced by the group of Dr. J. Pezoldt at the Technical 
University of Ilmenau. In any case, as already reported in [63] growth on the carbonized Si 
(001) substrates leads to an increase of the dislocation density of the cubic GaN layers, 
compared to the growth on free standing 3C-SiC. Additionally Hall-measurements on this 
substrates yield a p-type conductivity of the grown c-GaN layers. This feature is 
disadvantageous for n-type HFET realization. In this subchapter I will show that the amount 
of dislocations is correlated with the amount of the free hole concentration p. 
Generally, dislocation lines are electrically charged so that the region surrounding a 
dislocation is either coulombically attractive or repulsive to a free carrier. The nature of the 
coulombic interaction depends on the polarity of the dislocation line and the polarity of the 
carrier. As an example, Fig.6.1 shows a positively charged dislocation line which is attractive 
to electrons and repulsive to holes. 
Initially, electrons are attracted but holes are repelled due to the potential created by the 
dislocation. However, the continued collection of electrons will screen the dislocation 
potential thereby reducing the repulsive barrier for holes. As a result free holes get over the 
potential barrier. The electronic states of the dislocation exist within the forbidden energy gap. 
Under applied bias holes are accelerated along the crystal while a large amount of electrons 
are captured in the dislocation line potentials. In this case holes are the predominating, the 
majority charge carriers.  
Measuring rocking curves by HRXRD [37] of the grown c-GaN layers dislocation densities 
have been evaluated. To calculate the amount of the dislocation densities equ.(2.7) was used, 
thus the dislocation density is proportional to the square FWHM of the rocking curve. 
To investigate the influence of the c-GaN buffer layer thickness on the dislocation density 
five samples with a thickness between 100 nm and 1300 nm were measured by HRXRD. The 
result is shown in Fig.6.2. Dislocation density decreases nearly linearly with increasing the 
layer thickness. In the investigated thickness range it decreases from 6.5x1010 cm-2 at 100 nm 
to 9x109 cm-2 at 1300 nm by one order of magnitude. Due to self-annihilation of dislocation 
lines at certain layer thickness this result is not further surprising and is a well known feature 
[48].  
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Figure 6.2 Dislocation density D as a function of the c-GaN layer thickness d; the dislocation 
density values were calculated from the FWHM of the rocking curves measured by HRXRD 
 
To investigate the influence of the dislocation lines on electrical properties of the c-GaN 
layers Hall measurements were done and the results are illustrated in Fig.6.3. 
 
1010
1011
1016 1017
D
 
(cm
-
2 )
p (cm-3)
 
 
Figure 6.3 Dislocation density D as a function of free hole concentration p measured by Hall- 
effect measurement 
 
Dislocation density D is plotted as a function of the free holes concentration p in a double 
logarithmic scale. In samples with high dislocation densities the amount of free positively 
charged carriers is increased. The D(p) function shows a nearly linear behaviour, since the 
hole concentration is 6.5x1015 cm-3 in the sample with a dislocation density of 9x109 cm-2 
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(thickness d = 1300 nm) and increases to 2.1x1017 cm-3 in the sample with 6.5x1010 cm-2 
(thickness d = 10 nm) dislocations. This clearly proved the dependency of free hole 
concentration on dislocation density and supports the assumption made before in this chapter. 
Dislocation lines in c-GaN grown on carbonized Si substrates are electrically charged and act 
as electron traps resulting in p-type conductivity. 
However, for n-type c-AlGaN/GaN based HFET application, carbonized Si substrates are not 
suitable. Beside the p-type conductivity the high amount of threading dislocation lines in the 
range of 1x1010 cm-2 is disadvantageous for high mobility device application. The amount of 
dislocation lines is between 5 and 10 times higher compared to c-GaN layers grown on free 
standing 3C-SiC. Increasing the c-GaN layer thickness is one possibility to reduce the average 
number of dislocation lines. Disadvantages of this possible solution are increased hexagonal 
inclusions and an increased surface roughness by increasing c-GaN layer thickness. In general 
the surface roughness is two times higher compared to samples grown on free standing 
substrates. For example it is RMS = 8 nm measured on a 600 nm thick c-GaN sample grown 
on carbonized Si and it is RMS = 4 nm on c-GaN grown on 3C-SiC with the same thickness. 
Since the interface roughness is one of the most significant parameter which characterize high 
electron mobility devices, it is very important to have a smooth c-AlGaN/GaN interface. 
Summarizing all this facts about the growth of c-GaN on carbonized Si substrates our resume 
is that this substrate is not suitable for c-AlGaN/GaN HFET application. In the further 
subchapters 6.2 and 6.3 I will present alternative epitaxial methods to electrically separate the 
active device and the high conductive 3C-SiC substrate.  
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6.2 Carbon doping of c-GaN 
 
Controlled p-type doping is crucial for advanced electronic and optoelectronic devices 
based on group-III nitrides, like hetero- junction bipolar transistors (HBTs), light emitting 
diodes (LEDs) or laser diodes (LDs) [64-65]. In HFETs, carbon doping can be used to reduce 
the conductivity of the UID GaN bulk layer, which typically shows n-type character.  
In this chapter I report on doping experiments of GaN with cubic crystal structure. Compared 
to other dopants in cubic (Al) GaN materials, such as magnesium, carbon has a very low 
diffusion coefficient [66]. It is also known from p-doping in (Al) GaAs system that carbon 
doping is less sensitive on the composition of ternary compounds [67]. Carbon-tetra-bromide 
(CBr4) has become widely used as carbon source in molecular beam epitaxy since high 
doping concentrations can be reached using CBr4. Further on, no carrier gas is needed to 
transport the CBr4 molecules to the sample surface and a CBr4 doping system can be easily 
incorporated into the MBE without modifying the existing pumping system. 
This chapter is subdivided in four parts. In the first part a the MBE growth of c-GaN:C is 
described and SIMS results of the grown c-GaN:C samples are presented in part b. The 
quantification of incorporated carbon is discussed. Part c contains electrical qualification of 
the c-GaN:C samples by CV measurements. The discussion of the results includes both the 
donor compensation effect of the n-type UID c-GaN at moderate carbon fluxes and an 
acceptor surplus caused by carbon doping at higher fluxes. In part d the results of IV 
experiments are presented. IV measurements were performed to investigate the insulating 
properties of c-GaN:C samples at different doping levels, in this case IV measurements were 
arranged parallel to the growth axis [001]. Further IV measurements were done perpendicular 
and to the growth axis [001] to check which metal is able to form an ohmic contact to high 
carbon doped c-GaN:C samples. The aim of this investigation is to realize pn-junctions with 
appropriate metal contacts in future work. 
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a) MBE growth of C doped c-GaN 
 
Carbon doping of cubic GaN was realized by supplying CBr4 during plasma-assisted 
molecular beam epitaxy. The C source was a self-made CBr4 sublimation source connected 
directly to the Riber 32 MBE chamber. The cylinder with solid CBr4 powder was kept at a 
constant temperature by a heating jacket with a temperature controller, a gas line connected 
the source to the MBE system. To avoid sublimation in the gas line, it was permanently 
heated to 70 °C. No carrier gas was used and the CBr4 flux was set by a high precision needle 
valve at constant source temperature of 20 °C. Cubic GaN:C samples were doped at different 
CBr4 beam equivalent pressure between 2x10-9 mbar and 6x10-6 mbar. The CBr4 beam 
equivalent pressure (BEP) was established by a high precession needle valve. For BEP 
calibration the temperature of the CBr4 source was kept constant at 20 °C, and the BEP was 
measured at the sample position. The CBr4 BEP was controlled by varying the setting of the 
needle valve. Fig.6.4 shows the measured CBr4 BEP as a function of the setting of the high 
precession needle valve. 
The CBr4 BEP increases exponentially with the needle valve setting and thus can be varied in 
the range between 2x10-9 mbar and 6x10-6 mbar. Fig.6.5 illustrates the growth of C doped  
c-GaN, for that purpose the RHEED intensity transient of the (00) reflection was measured.  
The value of I0 marks the RHEED intensity during a growth break. After opening the Ga 
source shutter, Ga atoms enter the surface and the intensity drops linearly with a certain slope. 
At the kink position Ik one ML of Ga coverage is reached. Furthermore, the accumulation of 
Ga atoms causes a drop of the RHEED intensity which is not any more proportional to the 
amount of the adsorbed Ga. After opening the nitrogen source shutter, the RHEED intensity 
saturates cubic GaN grows now under a top layer of Ga and the constant regime of the 
RHEED intensity transient indicates a constant amount of Ga coverage. However, the 
intensity increases after opening the CBr4 source shutter and saturates at Ik, the cubic GaN 
grows under one ML of Ga coverage which is the optimum growth condition of cubic GaN 
[33-34]. 
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Figure 6.4 The CBr4 beam equivalent pressure (BEP) plotted versus the high precision needle 
valve scale units. The dashed line is a guide for the eye 
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Figure 6.5 RHEED intensity transient during the growth of c-GaN:C. The CBr4 BEP is  
4x10-8 mbar. The dashed line indicates the condition of one single ML of Ga coverage 
 
The consequence of opening the CBr4 source shutter is the increase of the RHEED intensity 
indicating a removal of Ga atoms from the surface. Thus, in order to reach the optimum 
growth condition of one ML Ga coverage the Ga flux has to be increased when increasing the 
CBr4 BEP. In Fig.6.6 the Ga flux is plotted as a function of the CBr4 BEP, the inset shows a 
QMS measurement between 140 atomic mass units (amu) and 160 amu.  
 
64 
 
3 1014
4 1014
5 1014
6 1014
7 1014
8 1014
9 1014
1 1015
10-10 10-9 10-8 10-7 10 -6
F G
a
 
(cm
-
2  
s-
1 )
CBr
4
 BEP (mbar)
140 145 150 155 1602 10
-13
3 10 -13
4 10 -13
5 10 -13
6 10 -13
7 10 -13
QM
S 
Io
n
 
Cu
rr
en
t (A
)
A tomic Mass (amu)
69Ga79Br+
69Ga81Br+ + 71Ga79Br+
71Ga81Br+
 
 
Figure 6.6 Atomic Ga flux as a function of the CBr4 BEP. The inset shows a quadrupole mass 
spectrum in the range between 140 and 160 atomic mass units during the growth of  
c-GaN:C 
 
The CBr4 molecule dissociates at the 720 °C hot sample surface in C, carbon-bromine and 
bromine-gallium compounds. The three possible permutations of bromine-gallium compounds 
are clearly identified by QMS. This halogen etching effect of III-V compounds by CBr4 or 
CCl4 is well known, e.g. in GaAs and AlAs system [68-72]. 
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b) SIMS characterization of C doped c-GaN 
 
ToF-SIMS was used to quantify the C incorporation behaviour. To illustrate the effect 
of C incorporation an 840 nm thick c-GaN/c-GaN:C stacking structure was used. Each layer 
had a thickness of 70 nm. In Fig.6.7 the measured depth profiles of 69GaN, O, CN and C 
negative secondary ion signals upon 1 keV Cs+ ion sputtering are depicted.  
Whereas the 69GaN concentration is constant all over the c-GaN layer thickness, five clear 
regions with different C concentrations can be identified in the C- and in the CN-profile. In 
the doped regions the CN signal has a higher intensity and is very sensitive to the applied 
CBr4 BEP. Therefore, the intensity ratio of the CN/69GaN signal will be used for further 
analysis. The Br concentration was at the SIMS detection limit of 1015 cm-3. Additionally, the 
O contamination level is constant all over the layer thickness and is probably responsible for 
the n-type concentration of 1017 cm-3 in our unintentionally doped c-GaN samples. For the 
calibration of the measurement data ToF-SIMS profiles of C+ ion implanted c-GaN layers 
were done. For room temperature C+ ion implantation doses of 1x1015 cm-2 (sample A) and of 
1x1014 cm-2 (sample B) at 60 keV were used. For the calibration of the C concentration scale 
the integrated C concentration of samples A and B were calculated using the C+ ion 
implantation doses. The red dotted curve is the simulated C+ implantation profile of the 
calibration sample A using the Monte-Carlo simulation software SRIM-2008. Thus, a 
maximum C concentration of 9x1019 cm-3 was achieved in sample A and a carbon 
concentration of 9.6x1018 cm-3 in sample B. 
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Figure 6.7 Relevant ToF-SIMS negative ion signal intensities a function of the Cs+ ion 
sputtering time. The signals for CN (circles), GaN (squares), O (diamonds) and C (triangles) 
are depicted 
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Figure 6.8 Incorporated C concentration [C] (circles) measured by ToF-SIMS and from the  
c-GaN:C growth rate calculated atomic carbon flux FC (squares) vs. the CBr4 BEP 
 
In Fig.6.8 the incorporated C concentration and the equivalent C flux of our samples are 
plotted vs. the CBr4 BEP. This diagram shows that the amount of the incorporated carbon is 
almost linearly related to the incident CBr4 flux. The equivalent C flux was calculated from 
the amount of the incorporated C and the cubic GaN growth rate of 0.2 ML/s. A maximum C 
incorporation of 1x1020cm-3 was reached with the used system without any diminishing effect 
on the structural properties of the c-GaN crystal. 
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c) CV characterization of carbon doped c-GaN 
 
The net donor/acceptor concentration was obtained by evaluation of capacitance-
voltage data. Capacitance-voltage measurements on nominally undoped c-GaN showed n-type 
conductivity. With increasing CBr4 flux the conductivity type changed to p-type and for the 
highest CBr4 flux an acceptor surplus of 1×1019 cm-3 was obtained. The electrical properties 
of the c-GaN:C layers were investigated by current-voltage measurements and a decrease of 
the serial conductance by two orders of magnitude is demonstrated in c-GaN:C.  
First a 70 nm thick undoped c-GaN buffer layer was deposited to adjust the growth conditions 
followed by a 550 nm thick GaN:C layer. Five c-GaN:C samples grown at CBr4 beam 
equivalent pressures between 2×10-9 mbar and 6×10-6 mbar and an undoped  
c-GaN layer as a reference were investigated. Due to the high conductivity of the 3C-SiC 
substrates the doping concentration of the fabricated samples could not be obtained by Hall-
effect measurements. Thus, the net donor ND-NA and acceptor NA-ND concentrations were 
calculated using capacitance-voltage data. Metal contacts of MIS structures were formed by a 
metal stack of 15nm Ni and 50nm Au. Metals were thermally evaporated on top of the 
insulator. Large area ohmic contacts at the back side of the samples were prepared by 
soldering with In.  
Fig.6.9 shows Cinsulator/C curves as a function of applied voltage V. The results of the undoped 
reference c-GaN sample (red curve) and two low C doped c-GaN samples (blue and green 
curves) are shown. Two main regions are indicated in Fig.6.9, namely the saturation region 
and the depletion region. From the saturation behaviour of the CV curve the insulator 
thickness is evaluated. The depletion behaviour was analysed to determine the background 
donor concentration of the grown samples. In Fig.6.10 CV characteristics of a heavy C doped 
sample is depicted. CBr4 BEP was 6x10-7 mbar. Two important regions of the CV curve were 
identified here. The voltage range between -20 V and -13.2 V is referred to the background 
carrier concentration of the 3C-SiC substrate. It was evaluated to be 3x1018 cm-3 by CV 
analysis this value is comparable to 2.6x1018 cm-3 as measured by the Hall-effect. The second 
marked voltage range is between -13.2 V and -1 V. This part of the CV profile is referred to 
the c-GaN:C. The positive slope of the CV curve indicates p-type conductivity in the grown 
layer. To determine the type and the amount of the background carrier concentration  
1/C² vs. V curves were calculated. The results are shown in Fig.11 a (n-type background 
concentration) and b (p-type background concentration).   
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Figure 6.9 CV characteristics of the reference sample (red), a sample C doped at  
1.7x10-9 mbar (blue), and a sample C doped at 9.4x10-9 mbar (green) measured from -20 V up 
to +15 V; For a better overview the capacitances were normalized by the insulator 
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1.33 10-12
1.33 10-12
1.33 10-12
1.34 10-12
1.34 10-12
1.34 10-12
1.34 10-12
1.34 10-12
-20 -15 -10 -5 0 5 10 15
C 
(F)
CBr
4
 BEP=6x10-7 mbar
GaN:CSiC
V
DC
 (V)
n-type p-type
 
 
Figure 6.10 CV- profile of a C doped sample at a CBr4 BEP of 6x10-7 mbar measured from  
-20 V to +15 V 
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Figure 6.11 Room temperature C-2-V characteristics of c-GaN:C with low-level C doped 
samples a showing a donor surplus and high-level C doped samples b exhibiting a distinct 
acceptor surplus 
 
The nearly linear behaviour of the data points is the evidence for homogenous doping profiles 
of the samples in the measured depth section. In the nominally undoped and low-level C 
doped samples (Fig.6.11a), we observe negative slopes of the C-2 vs. V curves indicating n-
type character. The slope of these curves increases with higher CBr4 BEP indicating a 
decrease of the net donor concentration. For the high-level C doped samples (Fig.6.11b) the 
sign of the slopes changes and becomes positive, which is a clear indication of p-type 
character. In order to investigate the doping profiles the model of a parallel-plate capacitor 
was used with the abrupt approximation that the charge density ρ is nearly qND for x < WD, ρ 
is zero for x > WD, where x is the distance from the sample surface and WD is the depletion 
width. The net donor ND-NA and acceptor NA-ND concentration of the samples was calculated 
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from CV data using equ.(2.8).The calculated NCV data are plotted vs. the CBr4 BEP in 
Fig.6.12. 
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Figure 6.12 Incorporated carbon concentration [C] (diamonds) and net carrier 
concentration NCV (squares and dots, respectively) plotted versus the CBr4 BEP. The dashed 
lines are guides for the eye 
 
The net donor concentration values with donor surplus are indicated by squares and with 
acceptor surplus by circles. The net donor concentration of the undoped c-GaN was 
approximately 2.7x1017 cm-3. At low concentrations the incorporated C causes a decrease of 
the net donor concentration ND-NA. At CBr4 BEP around 2x10-8 mbar the incorporated C 
produces an acceptor surplus in c-GaN:C and at higher C flux the net acceptor concentration 
increases with increasing CBr4BEP. ToF-SIMS measurements revealed that the density of 
incorporated carbon is at least one order of magnitude higher than the net donor/acceptor 
density NCV. It is assumed that about 10 % of the incorporated C atoms act as acceptors, 
whereas about 90 % form self-compensated defects. To obtain the fraction of incorporated 
carbon acting as an acceptor the carbon concentration in the fabricated samples is calculated 
under following assumptions:  
1. The donor concentration is constant in all measured samples. Its value is  
ND = 1x1017 cm-3.  
2. The incorporated carbon concentration is proportional to the CBr4 BEP.  
In order to explain the experimental results I further assume that about 10 % of the 
incorporated carbon atoms act as acceptors whereas about 90 % form self-compensated 
defects. Thus the net acceptor concentration ND-NA in my samples may be calculated by 
following equation:  
.)(1.0][ constNCNN DDA −⋅=−
                                                                                   
(6.1) 
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where [C] is the total carbon concentration in c-GaN layers and ND= 1x1017 cm-3 the residual 
donor concentration. Results are shown in Tab.6.1 together with experimental data of ND-NA 
extracted from Fig.6.12. 
 
 
Carbon 
concentration (cm-3) 
measured NA-ND 
(cm-3) 
calculated NA-ND 
(cm-3) 
 
- 
 
-2.7x1017 
 
- 
2.3x1018 -1.6x1017 -1.3x1017 
1.2x1019 
3.1x1019 
7.7x1019 
-4.3x1016 
+1.1x1018 
+4.6x1018 
-2.0x1016 
+3.0x1018 
+7.6x1018 
9.9x1019 +1.0x1019 +9.8x1018 
 
Table 6.1 Comparison of the via CV measured NA-ND and the calculated NA-ND 
concentration depending on the carbon concentration 
 
The calculated and the measured data agree with each other and these results support the 
assumptions made above in the text. 
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d) IV characterization of C doped c-GaN 
 
To analyse the insulating properties of c-GaN:C layers at different carbon doping 
levels current-voltage measurements were performed parallel to the growth axis [001] . In 
Fig.6.13 the sample structure for the IV investigation is shown.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.13 Schematically drawing of the IV-measurement arrangement; c-GaN:C samples 
consist of  3C-SiC substrate; 70nm UID c-GaN buffer layer; 400nm c-GaN:C layer at 
different carbon doping levels; 120nm top layer 
 
IV curves were measured at voltages between -5 V and +5 V. All curves exhibited a slightly 
non-ohmic behaviour. The serial conductance (Fig.6.14) was determined from the linear part 
of the IV curves at positive voltages. The conductance of samples with donor surplus is 
indicated by squares and of samples with acceptor surplus by circles. The dashed lines are 
guides for the eye. 
Up to a CBr4 BEP of about 1x10-7 mbar C doping of c-GaN causes a decrease of the sample 
conductivity by more than two orders of magnitude. Cubic GaN:C samples grown with higher 
CBr4 BEP offer increasing serial conductance. It is noticeable that the serial conductance of 
samples with an acceptor surplus of 1x1018 cm-3 and 4.5x1018 cm-3 is one order of magnitude 
lower than that of the c-GaN:C with the lowest donor surplus of 4.4x1016 cm-3. Additionally, 
the serial conductance of the c-GaN:C sample with highest net acceptor concentration of  
NA-ND=1x1019 cm-3 is one order of magnitude lower than the conductance of the undoped 
sample with net donor concentration of ND-NA=2.7x1017 cm-3. This result can be explained by 
extremely low hole mobility caused by ionized impurity scattering and compensation effects 
[33]. 
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Figure 6.14 Serial conductance vs. CBr4 BEP. Serial conductance of samples with donor and 
acceptor surplus is indicated by squares and dots, respectively; dashed lines are guides for 
the eye 
 
However, the results from subchapter c showed extraordinary high acceptor concentrations 
resulting from C doping without change of the structural features of the grown samples. Thus 
a great possibility is given to realize the first c-GaN pn-junction devices, based on carbon 
doping on the p-side. For p-n-diode operation ohmic contact on both p and n side are 
desirable. As already reported above the n-side ohmic contact was realized by thermally 
evaporation of a metal stack, where Ti formed the ohmic contact to c-GaN. The situation is 
more difficult to find an appropriate metal for p-side ohmic application. In literature mainly 
three metals can be found which form a suitable low resistance contact for p-type h-GaN. 
There is no appropriate metal for ohmic application on p-type c-GaN reported up to now. The 
suggested metals are Pt [73], Pd [74] and Ni [75-76] promising low contact resistance. In this 
work Pd (work function 5.12 eV) and Ni (work function 5.15 eV) are often used for Schottky 
or MIS application. They can be easily thermal evaporated, whereas an electron beam 
evaporator is required for Pt application. In the following discussion the possibility of an 
ohmic application Pd and Ni on p-type c-GaN:P is carried out. To investigate ohmic character 
of the mentioned metals IV measurements perpendicular to the growth axis were performed. 
Contact metal stacks consisting of Pd/Au (30 nm/60 nm) and Ni/Au (30 nm/60 nm) were 
thermally evaporated on top of the sample. Four round metal contact structures arranged in a 
square formation were used, the diameter of each contact is 100 µm and the spacing between 
two adjacent contacts is 500 µm. IV measurements were firstly performed directly after 
thermal evaporation and after RTA treatment at different temperatures. IV-measurements 
were performed using an Agilent Precision Parameter Analyzer 4156C. All electrical 
measurements were performed under light-tight and electrically shielded environment. A 
cross sectional view of the measured sample is shown in Fig.6.15. The sample consists of free 
standing 3C-SiC substrate followed by 70 nm UID c-GaN buffer layer and highly carbon 
doped 600 nm c-GaN:C. The carbon doping concentration is assumed to be  
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NA – ND= 4.6x1018 cm-3 resulting from a CBr4 BEP of 2x10-7 mbar (compare Fig.6.12). The 
IV-measurement arrangement is also indicated in Fig.6.15.  
 
 
 
 
 
 
 
 
 
 
 
Figure 6.15 Schematic drawing of the IV-measurement arrangement; samples consist of  3C-
SiC substrate; 70nm UID c-GaN buffer layer; 600nm c-GaN:C layer  
 
Current-voltage characteristics of Pd/Au contacts measured directly after thermal evaporation 
and after several RTA steps are shown in Fig.6.16. RTA treatments were performed for 30 s 
in N2 atmosphere at temperatures between 400 °C and 850 °C. Current density vs. voltage 
curves were recorded between -5 V and +5 V applied dc voltage. To protect the produced 
device current limitation was set to 15 A/cm². 
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Figure 6.16 Current density plotted versus applied voltage, from -5 V to 5 V; Pd was used as 
p-type ohmic contact on top of the sample; IV curves were measured directly after thermal 
metal evaporation and after RTA treatment for 30s between 400 °C and 850 °C in N2 ambient 
 
All measured IV curves show a slightly non-ohmic behaviour. After the annealing step of  
400 °C (blue) current density increases compared to IV-measurement before RTA (red) by a 
factor of two. Current density increases from -1x10-4 A/cm2 to 2x10-4 A/cm2 at -5 V and from 
1x10-4 A/cm2 to 1.5x10-4 A/cm-2 at +5 V. IV characteristics measured after annealing steps at 
growth axis [001] 
600nm c-GaN:C 
   3C-SiC 
  70nm UID c-GaN 
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500 °C, 600 °C and 700 °C show a slightly decrease of current density. Whereas the RTA step 
at 850 °C (cyan blue) shows the best improvement in ohmic behaviour. It is similar to the 
curve at 400 °C in reverse direction but it shows a higher current density in forward direction. 
The value is 2x10-4 A/cm2 at +5 V. However, it is noticeable that the current density is very 
low and the current magnification caused by RTA at 850 °C is only a factor of two. It is 
assumed that the contact resistance of Pd and c-GaN:C is relatively high. Transition-line-
method (TLM) measurements should be done in future works to prove the assumption. 
Current-voltage characteristics of Ni/Au contacts measured directly after thermal evaporation 
and after several RTA steps are shown in Fig.6.17. RTA treatments were performed for 30 s 
in N2 atmosphere at temperatures between 400 °C and 600 °C. Current density vs. voltage 
curves were recorded between -5 V and +5 V applied dc voltage. 
 
 
Figure 6.17 Current density plotted versus applied voltage, from -5 V to 5 V; Ni was used as 
p-type ohmic contact on top of the sample; IV curves were measured directly after thermal 
metal evaporation and after the RTA treatment for 30s between 400 °C and 600 °C in N2 
ambient 
 
IV characteristics of Ni/c-GaN:C contact device measured after RTA at 400 °C (red) and  
500 °C (black) show the best ohmic character and the highest current density. Compared to 
the IV curve before the (blue) RTA treatment the current density is ten times higher at +4V. It 
amounts about 1 A/cm² before RTA and 10 A/cm² after RTA at 400 °C and 500 °C. Current 
saturation at +4 V and -3 V is due to a current limitation of the parameter analyser. The IV 
curve, after annealing at 600 °C, shows contact degradation. The current density vs. voltage 
curve recorded after RTA at 600 °C shows nearly the same current density like before RTA. 
Contact degradation probably occurs due to chemical reactions at the Ni/c-GaN:C interface. 
Also oxygen incorporation is possible at higher annealing temperatures forming NiOx layer, 
which could cause an increase of the contact resistance [77-80].  
However, Ni shows an outstanding low resistance ohmic contact to p-type c-GaN:C compared 
to Pd. A comparison of IV characteristics of Pd contact annealed at 850 °C and Ni annealed at 
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400 °C at +4 V applied voltage results in a factor of 8.5x105 higher current density using Ni 
as contact metal. Further the metal stack Ni/Au was used as ohmic contact to c-GaN:C to 
realize an pn-diode.  
The pn-junction consists of n-type 3C/SiC substrate, 70 nm n-type UID c-GaN buffer layer, 
and 600 nm p-type c-GaN:C top layer. In Fig.6.18 a cross sectional view of the sample 
structure and IV-measurement arrangement is illustrated. An ohmic top contact consisting of 
Ni/Au (30 nm/60 nm) was applied to GaN:C. The contact was thermally annealed for 30 s in 
N2 ambient at 400 °C to improve the ohmic behavior as described above. Ohmic back contact 
was realized by soldering the high conductive n-type 3C-SiC substrate to a copper plate. The 
measurements were performed under light-tight and electrically shielded conditions at RT. IV 
measurements were performed using a high precision parameter analyzer Agilent Precision 
Parameter Analyzer 4156C. Current limitation was set to 100 mA according to a current 
density value of 500 A/cm².  
 
 
 
 
 
 
 
 
 
 
 
Figure 6.18 Cross sectional view of the current–voltage measurement arrangement of pn-
junction formed by n-type 3C-SiC/ UID c-GaN and p-type c-GaN:C; positive potential is 
applied to Ni/Au top contact, negative pole is applied to Cu/In/3C-SiC back contact 
 
IV-measurement of the fabricated pn-structure was performed in forward direction. Voltage 
was applied to top contact from 0 V to +5 V and between 0 V to -10 V, whereas the back 
contact was grounded. The measured current vs. voltage characteristic shows rectifying 
behaviour (s. Fig6.19). The current flow is suppressed in back direction, whereas it increases 
linearly in forward direction until it reaches current saturation at +4.7 V. The Shockley [81] 
equation predicts an exponential increase of current at positive voltages: 
 
                                                                                                                                    (6.1) 
 
 
In equ.(6.19) IS is the saturation current, e the elementary charge, kB the Boltzmann constant, 
T the temperature and V the applied voltage. 
Exponential increase of the current flow in forward direction could not be observed. The 
current increase is linear. The slope correlates to serial conductivity of 2.471 mS or to a serial 
resistance of 0.405 kΩ. Total resistance Rtot consists of a serial connection of several 
resistances as shown in equ.(6.2).       
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Figure 6.19 Current vs. voltage characteristic of the fabricated 3C-SiC/c-GaN/c-GaN:C pn-
structure; pn-diode is measured in forward direction; voltage is applied to the top contact, 
back contact is grounded 
 
CGaNCCGaNGaNGaNSiCSiCSiCCtot RRRRRRR :,:,, +++++=                                               (6.2) 
 
where RC,SiC is the contact resistance of In and 3C-SiC, RSiC the 3C-SiC bulk resistance, 
RSiC,GaN the transfer resistance at the 3C-SiC/c-GaN hetero-interface, RGaN and RGaN:C are bulk 
resistances of c-GaN and c-GaN:C, and RC,GaN:C is the contact resistance of c-GaN:C and Ni 
metal contact. Hall measurements yielded a free carrier concentration of n = 2x1018 cm-3 and a 
specific resistivity of ρ = 6.6 mΩcm for 3C-SiC (001) substrates. Thus it can be assumed that 
the major part of total resistivity in equ.(6.2) is given by bulk resistances of c-GaN and  
c-GaN:C. Hall measurements of 3-C-SiC/c-GaN structures led to a free carrier concentration 
of approximately n = 9x1016 cm-3, a Hall mobility of µH = 40 cm²/Vs and a specific layer 
resistance of ρ = 1.7 Ωcm in UID c-GaN. For calculation relationships in equ.(2.16)-(2.18) 
were used. A two layer model was applied. The resistance of c-GaN is three orders of 
magnitude higher than for 3C-SiC, additionally the resistance of c-GaN:C is unknown. The 
relatively high resistance of c-GaN and c-GaN:C is probably caused by its low mobility and 
high dislocation density (9x109 cm-2). Current loss caused by these circumstances probably 
prevents an exponential increase of current flow in forward direction.  
Nevertheless the results shown in Fig.6.19 are promising for future works. Rectifying 
behavior of the fabricated pn-device was shown.  
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6.3 Asymmetric multi c-AlN/GaN quantum well structures 
 
In this section a combination of two methods of device insulation is presented, namely 
carbon doping and the growth of c-AlN/GaN multi quantum wells. To avoid tunneling 
leakage current asymmetric c-GaN (1 nm/2 nm) multi quantum well (MQW) structures with 
3nm thick c-AlN barriers were grown. Additionally the structure was doped by carbon using 
CBr4to compensate the unintentionally incorporated donors during MBE growth.  
This possibility is a novel method of the electrical separation of the substrate and the HFET 
device. For the epitaxial growth of my structures free standing 3C-SiC (001) substrates with a 
free carrier concentration of n = 2x1018 cm-3 and a resistivity of ρ = 6.6 mΩcm were used. On 
a 50 nm c-GaN buffer layer an asymmetric multi quantum well structure consisting of 10 
cubic GaN:C asymmetric (1 nm/2 nm) QWs with 3 nm c-AlN:C barriers had grown. A 50 nm 
c-GaN cap layer completed the sample structure. A detailed conduction band profile and the 
quantized electron states within the asymmetric quantum well were calculated using a 1D 
Poisson-Schroedinger-Solver. The structural properties were analyzed by an atomic force 
microscopy and a high resolution x-ray diffraction. Current-voltage measurements of these 
structures showed an increase of the serial resistivity from 5x10-3 Ω to 8x103 Ω by six orders 
of magnitude compared to an unstructured c-GaN reference sample. 
In the described experiments three kinds of samples were investigated. Sample A consists of 
a150 nm thick c-GaN layer grown on the 3C-SiC substrate and was used as a reference. 
Sample B and C consisted of a 50 nm c-GaN buffer layer followed by an asymmetric multi 
QW structure (Fig.6.20). The asymmetric MQW structures consisted of five alternating 1 nm 
and 2 nm thick c-GaN quantum wells and eleven 3 nm thick c-AlN barriers. In sample C the 
quantum wells and the barriers were doped with carbon at a CBr4 BEP of 1.2x10-8 mbar. To 
ensure equivalent surface conditions for ohmic contacts in all three samples a 50 nm c-GaN 
cap layer was grown.  
The MBE growth of the 1 nm/2 nm QWs and the 3 nm barrier layers had been a challenging 
task. To obtain the exact thickness of the layers RHEED technique was used. Fig.6.21 
illustrates the time transient of the RHEED intensity during initial c-AlN:C growth. The 
growth oscillations indicated an atomically smooth two dimensional growth of the c-AlN:C 
layer. A growth rate of 5.1 s/ML was obtained from the oscillation period. The exact growth 
periods were calculated using the lattice parameters of c-GaN and c-AlN which are  
aGaN = 0.453 nm [22] and aAlN = 0.437 nm [23] respectively. Using a 1D Poisson-
Schroedinger-Solver a detailed band structure analysis of the grown samples at RT is done 
[57]. QWs of 1 nm and 2 nm thickness were chosen to ensure that the formed electron states 
have energetic distance from the Fermi energy level. Additionally the asymmetry causes an 
energetic separation between the adjacent WQs to avoid tunnelling current. For the 
calculation of the carbon doped sample C I assumed a net donor concentration of 2x1016 cm-3 
in the c-GaN layers [19] and 1.5x1017 cm-3 in the c-AlN barrier layers. These values were one 
order of magnitude lower than the background concentrations in the UID c-GaN/c-AlN layers 
of the samples A and B. In case of the 2 nm QW two electron states around 0.31eV and 1.25 
eV above the Fermi level are formed. In the 1 nm c-GaN QW the electron state is 0.78 eV 
above the Fermi level for the UID sample B. In sample C electron states were energetically 
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reduced by one order of magnitude. Ec(GaN) – EF is the energetic distance between the c-GaN 
conduction band and the Fermi level. E1 and E2 are the energy values of the quantized states 
within the QWs.   
To investigate the isolation properties of the grown layers IV-measurements parallel to 
growth direction [001] were performed. According to Fig.6.20 ohmic top and back contacts 
were used. The voltage was varied from -5 V to 5 V. The results of the measurement are 
plotted in Fig.6.23.  
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Figure 6.22 Gamma point conduction band edge as a function from the distance from the 
surface; the quantized electron states within the QW structure are also shown (blue for 2 nm 
QWs, red for 1 nm QWs); line at zero energy marks the Fermi level; calculations were 
performed using 1D Poisson-Schroedinger-Solver 
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Figure 6.23 Current density of our three fabricated samples plotted versus the applied 
voltage; sample A is the reference sample (blue diamonds), sample B is the sample with UID 
MQWs (black circles) and sample C contains carbon doped 10 MQWs (green squares) 
 
Sample A was unstructured and was used as a reference sample. The current density versus 
applied voltage curves showed a slightly non-ohmic behavior affected by the hetero-interface 
between the 3C-SiC substrate and the c-GaN buffer layer. The measurement at sample A 
yielded the maximum current density at +5 V and the current density amounted 925 A/cm². 
This high conductivity originates from the UID c-GaN and from the high conductive 3C-SiC 
substrate. The current density in sample B was reduced to 48 A/cm² at 5 V of applied voltage. 
The reduction of the current flow had been a clear evidence for the isolating properties of the 
MQW structure. Due to a large conduction band offset between c-GaN and c-AlN electrons 
had to cross eleven barrier layers. In addition the asymmetric arrangement of the QWs 
suppressed the tunneling current. In case of sample C the current density at 5 V amounted 
25x10-3 A/cm², thus the serial resistivity had increased to a maximum. We explained this 
result by compensation of the unintentionally build in donors by carbon acceptors. At the 
adjusted carbon flux we expected a decrease of the donor density by one order of magnitude. 
Thus the conduction band edge of the c-GaN QWs was 0.08 eV above the Fermi level on the 
energetic scale. Whereas in sample B the conduction band edge was 0.02 eV below the Fermi 
energy. From the linear increase of the IV curves in forward direction the serial resistivity of 
the samples was calculated. The results are depicted in Fig.6.21. 
The values for the serial resistivity of samples A, B and C were 5x10-3 Ω, 0.25 Ω and 8x103 
Ω, respectively (Fig.6.24). In sample C we observed an increase of the serial resistance by 
more than six orders of magnitude compared to the unstructured reference sample A. This 
extraordinary high resistivity was mainly caused by three factors. The first was the large  
c-GaN/AlN conduction band offset forming potential barriers for electrons. The second 
circumstance was the asymmetric arrangement of the MQW structure causing the energetic 
separation of the quantized electron states of the adjacent wells. Additionally the penetration 
depth of the electron wave functions was below the c-AlN barrier thickness. 
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Figure 6.24 Serial resistivity RS of the fabricated samples A, B and C; the values were 
obtained from the linear increase of the current in forward direction 
 
Thus the tunnelling current is reduced to a minimum. The third factor had been the 
compensation of the donor concentration in the UID layers by carbon incorporation during the 
MBE growth. In conclusion non-polar cubic AlN/GaN carbon doped asymmetric quantum 
well structures were grown. In-situ MBE growth control by RHEED ensured the intended 
layer thickness. Current-voltage measurements have shown that the carbon doped samples 
were of extraordinary electric isolation quality in comparison to asymmetric undoped 
quantum wells and to cubic GaN bulk structure. A reduction of the serial conductivity of six 
orders of magnitude compared to a c-GaN reference sample was observed.  
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7. Properties of the fabricated field effect 
devices 
 
In this chapter the properties of the fabricated FETs and HFETs are described. The output 
and transfer characteristics of fabricated devices are discussed. The fabrication of the devices 
and contact assembly was carried out according to the description in chapter 3.2 and 3.5. For 
all shown transistor devices gate dimensions were: Width Z = 25 µm, length LG = 2 µm and 
source and drain distance is 8 µm. All transistor devices were electrically investigated at RT 
in electrically shielded and light-tight conditions.  
 
7.1 Cubic GaN field effect transistor 
 
The sample for transistor application was grown by MBE on a 3C-SiC substrate. To 
provide electrical separation between the substrate and the active device a 200 nm c-GaN:C 
buffer was grown. As mentioned in chapter 6 carbon doping was used to decrease the 
conductivity of the UID c-GaN. A CBr4 BEP of 2x10-7mbar was established during the 
doping process to get the optimum insulating conditions for transistor operation (compare 
Fig.6.14). A 120 nm c-GaN top layer formed the conductive channel for the transistor 
operation. A schematically cross sectional view of the basic device structure and the field 
effect measurement arrangement is illustrated in Fig.7.1. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 7.1 Schematically drawing of the fabricated sample structure; field effect 
measurement arrangement is also shown (sample 2174) 
 
Source and drain contacts were applied to the n-type UID c-GaN layer using Ti as ohmic 
contact metal. A Schottky contact was used for gate operation, therefore Ni was applied. A 
Schottky barrier of 0.9 eV [82] was assumed to the semiconductor/metal interface. Before that 
a positive drain voltage VD had been applied between the ohmic source and drain contacts. 
Free electrons within the conductive channel layer (120 nm UID c-GaN) follow the electrical 
potential and flow from source to drain.  
3C-SiC 
200nm c-GaN:C 
120nm UID c-GaN 
VG VD 
G D S 
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The principle of the field effect device is to control the current flow between source and drain 
by narrowing and widening the conductive channel by an electric field forming a depletion 
zone. The required electric field is generated applying a voltage VG to the Schottky gate 
contact. At VG = 0 V the depletion zone is determined by the Schottky barrier at the metal 
semiconductor interface. At negative gate voltages the depletion zone increases resulting in 
narrowing the conductive channel. This leads to a decreased drain current ID and at a certain 
negative VG current flow is pinched off. However, at positive gate voltages depletion zone 
decreases allowing more electrons pass the conductive channel resulting in an increased drain 
current.  
As indicated in chapter 3.5 with our available lithography mask four transistors were 
fabricated simultaneously on each sample. Due to several sample treatments like RIE, lift-off 
processes after photo lithography and thermal metal evaporation, not every transistor 
“survived” the assembly to a complete functional device. Two functional transistor devices 
were fabricated on the sample schematically shown in Fig.7.1. The only difference between 
both fabricated devices is their spatial separation on the sample of 1 cm. Since parameter like 
background doping level, dislocation density and surface roughness vary across the sample 
output characteristics of the fabricated transistors are also different. These factors influence, 
for example, the electron mobility and contact resistance, which for their part directly affect 
the drain current. This fact is clearly obvious in Fig.7.2 a and b. Output characteristics of 
transistor No. 1 (Fig.7.2a) and No. 2 (Fig7.2b) are shown. Drain current ID is plotted as a 
function of drain voltage VD at different gate voltages VG. A drain voltage VD = 0 V to  
VD = +3 V was applied between the ohmic source and drain contacts. Therefore source contact 
is set to negative potential for the source-drain measurement as well as for the control of the 
gate voltage. Drain and gate voltage are set to positive potential, which can be independently 
controlled from each other. Gate voltages of VG  = -5 V to VG  = +2 V and VG = -3 V to  
VG = +1 V were applied at the Schottky gate contact for transistor 1 and transistor 2, 
respectively. Source-drain voltage VD  vs. source-drain current ID characteristics were 
measured at different gate voltages VG. Drain current of transistor one was approximately a 
factor of two lower then for transistor 2. As mentioned before this difference in drain current 
was probably caused by different electron mobility and/or different contact resistivity.  
However, a clear field effect was observed in both fabricated transistor devices. By increasing 
the gate voltage the drain current also increases. At lower drain voltages the drain current 
rises linearly between VD = 0 V and VD = 0.4 V. This linear slope increases and continues to 
approximately VD = 1 V. A possible explanation for the low increase of initial drain current up 
to VD = 0.4 V is a high contact resistance of the ohmic source and drain contacts resulting in a 
diode like rectifying behaviour at low voltages. A slight saturation occurs at drain voltages  
> 1 V, which is typical for transistor output characteristics, as described in chapter 4.1. The 
saturation observed, especially in transistor 1 (Fig.7.2a), demonstrates a successful 
electrically separation between the transistor c-GaN channel and the high conductive 3C-SiC 
substrate by carbon doping of the initial c-GaN buffer layer. However transistor 2 shows less 
saturation behaviour of drain current. This is probably caused by insufficient insulation 
properties caused by a lower carbon doping level in the initial c-GaN layer compared to 
transistor 1. The result is that a not negligible part of the drain current flows through the high 
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conductive 3C-SiC substrate preventing current saturation. At least the higher drain current 
could also originate from additional shunt current in transistor 2. 
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Figure 7.2 a FET No.1: Drain current ID as a function of applied drain voltage VD at gate 
voltages VG between -5 V and +2 V; b FET No.2: Drain current ID as a function of applied 
drain Voltage VD at gate voltages VG between -3 V and +1 V, additionally ID calculation 
results are also illustrated 
 
To evaluate the magnitude of the mobility output characteristics were calculated using the 
description in chapter 4.2. Using the analytical expression, shown in equ.4.16, drain current 
ID was calculated for the given FET structure. A comparison of calculation (red dots) and 
measurement (blue solid lines) results is shown in Fig.7.2 b. Gate voltage VG was varied from 
-3 V to +1 V in ∆VG = 1 V steps. For the calculation the channel depth was assumed to be  
a = 90 nm, channel width Z = 25 µm, channel length LG = 2 µm, the UID background 
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concentration in c-GaN ND = 9x1016 cm-3, relative permittivity εc-GaN = 9.7. The mobility was 
fitted to the measured drain current. As a result a mobility of µ  = 5 cm²/Vs was evaluated for 
the fabricated c-GaN FET. This value is lower than measured by Hall using the two layer 
model of approximately 40 cm²/Vs, as described above in chapter 6.2. This difference is 
caused by several uncertainties like e.g. layer thicknesses, channel length or channel depth. 
This relatively low mobility value is caused by several scattering mechanisms. The most 
reasonable mechanisms in the group-III nitrides are acoustic phonon scattering, impurity and 
donor scattering and dislocation scattering [83, 84]. Additionally scattering is also possible at 
domain boundaries, so called anti phase domains [85].  
Nevertheless, the calculation agrees very well with the measured results. A depletion mode 
field effect operation is presented using c-GaN grown on highly conductive free standing  
3C-SiC.  
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7.2 Depletion mode c-AlGaN/GaN MIS-HFET  
 
Depletion (normally-on) mode c-AlGaN/GaN MIS-HFET device will be presented in 
this chapter. Fig.7.3 shows a schematic cross-sectional view of the grown sample. A 150 nm 
thick low conductive c-GaN:C buffer layer is grown on 3C-SiC substrate. For efficient 
electrical isolation between the active device and the highly conductive substrate a CBr4 BEP 
of 2x10-7 mbar was applied during buffer growth. Buffer layer is followed by 50 nm n-type 
UID c-GaN. UID n-type c-GaN is needed to form the 2DEG with n-type c-AlxGa1-xN. On top 
of c-GaN a 4 nm Al0.3Ga0.7N spacer layer is grown. The spacer layer is important to spatially 
separate the donors and the electrons within the 2D channel to minimize Coulomb scattering. 
Donors originate from the 6 nm c-Al0.3Ga0.7N:Si layer. The free carrier concentration of Si 
doped layer is n = 4x1018 cm-3. The structure is completed by 10 nm UID c-Al0.3Ga0.7N cap 
layer and 6 nm SiO2 gate insulation layer. For source and drain application the insulating SiO2 
was removed by RIE. Gate contact consisting of 15 nm Ni and 50 nm Au was not thermally 
annealed. Ohmic source and drain contacts consist of a 15 nm/50 nm/15 nm/50 nm 
Ti/Al/Ni/Au metal stack. They were thermally annealed for 30 s in nitrogen ambient at a 
temperature of 850 °C. The aim of thermal annealing treatment is reducing the contact 
resistivity by thermal diffusion of the contact metal into the c-AlGaN layers and to contact the 
transistor channel at the c-AlGaN/GaN interface. Contacting the hetero-interface by deposited 
ohmic source and drain contacts is also indicated in Fig.7.3. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 7.3 Schematic cross sectional view of the fabricated modulation doped metal insulator 
semiconductor hetero-junction field effect transistor structure; sample consists of 3C-SiC 
substrate, 150 nm c-GaN:C, 50 nm UID c-GaN, 4 nm UID c-Al0.3Ga0.7N, 6 nm  
c-Al0.3Ga0.7N:Si with a free carrier concentration of n = 4x1018 cm-3, 10 nm UID c-
Al0.3Ga0.7N, 6 nm SiO2 (sample 2130) 
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For a better understanding of the shown transistor sample 1D Poisson-Schroedinger 
calculations were performed. The results are illustrated in Fig.7.4.  
 
-1
0
1
2
3
4
10 16
10 17
10 18
10 19
0 50 100 15 0 20 0 250 30 0
E 
(eV
)
n
 
(cm
-
3 )
d is tan ce  from  surfa ce  (nm )
V
G
 =  0 V
c-
Al
G
a
N
S iO
2
c-
G
aN
3C
-
Si
C
c-
G
aN
:C
a 
 
-1
0
1
2
3
4
5
10 16
10 17
10 18
10 19
0 50 100 15 0 20 0 250 30 0
E 
(eV
)
n
 
(cm
-
3 )
d is tance  from  surface  (nm )
V
G
 =  -1V
c-
Al
G
aN
S iO
2
c-
G
aN
c-
G
aN
:C
3C
-
Si
C
b 
 
Figure 7.4 1D Poisson-Schroedinger gamma point conduction band edge (red full line) and 
electron distribution (blue dashed line) as a function of the distance from surface of a 
MISHFET structure, black full line at E = 0 eV marks the Fermi level EF; a at a gate voltage 
of VG = 0 V and, b at a gate voltage of VG = -1 V 
 
Gamma point conduction band edge and electron distribution are plotted vs. the distance from 
sample surface under the gate contact. Depletion mode behaviour of the fabricated transistor 
structure is illustrated by calculating the conduction band edge structure and free electron 
distribution at zero gate voltage (Fig.7.4a) and at negative gate voltage (Fig.7.4b). At  
VG = 0 V the two dimensional electron channel at the c-AlGaN/GaN interface is filled and 
amounts approximately n2D = 5x1012 cm-2. The conduction band edge at the hetero-interface is 
bended below the Fermi level EF at E = 0 eV. This relatively high electron accumulation 
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originates from 6 nm of Si doped c-AlGaN layer as shown in Fig7.2. As a result the transistor 
device is normally-on. Applying negative gate voltages to the gate contact the electron 
channel can be depleted. This is shown in Fig.7.4b at a gate voltage of VG = -1 V. As a result 
of the negative voltage at the gate contact the conduction band bends away from the Fermi 
level. This causes a depletion of the amount of electrons accumulated at the c-AlGaN/GaN 
interface. The 2D concentration is reduced to n2D = 1.7x1011 cm-2. This means by increasing 
negative gate voltage the transistor can be switched off.  
To make sure that the insulation layer was removed from the source and drain contacts IV-
measurements were done. The result is shown in Fig.7.5a. The IV curve shows a symmetrical, 
ohmic behavior. 
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Figure 7.5 IV characteristics of a source-drain contacts and b source gate contacts 
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On the other hand the gate to source IV-measurement shows a rectifying behavior, shown in 
Fig.7.5b. The current between -10 V and 7 V is in the range of 0.04 nA, so the transistor 
device is switchable in this wide voltage range without significant current flow through the 
gate.  
Output characteristics of the fabricated transistor structure are shown in Fig.7.6. The source 
drain voltage is varied in a range of VD = 0 V and VD = +7 V. For all IV curves a linear 
increase of drain current is observed with increasing drain voltage. The results are comparable 
to those measured on h-AlGaN/GaN [84] and c-AlGaN/GaN [63] HFETs without a semi-
insulating buffer. There are several approaches to explain the observed shunt current. One 
possibility is an insufficient electrical insulating properties of the carbon doped c-GaN layer, 
causing a parallel shunt current through the 3C-SiC substrate. Another explanation might be 
the parallel conductance of the UID c-GaN layer, caused by it`s relatively high background 
donor concentration. This assumption is confirmed by the Poisson calculation of the 
conduction band shown in Fig.7.4a and b.  
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Figure 7.6 MIS HFET output characteristics: Drain current ID as a function of applied drain 
voltage VD at gate voltages VG between -8 V and +8 V 
 
Additionally, the diagram in Fig.7.6 shows that the slope of the source-drain current varies as 
a function of the source-gate voltage. With increasing the gate voltage from -8 V to +8 V in 
∆VG = 1V steps the slope also increases by the field effect of the metal-insulator gate. To 
illustrate the field effect the source-drain current vs. source-drain voltage curve for a gate 
voltage of VG = -4 V is subtracted from each other and the plotted again as a function of the 
gate voltage. This result is shown in Fig.7.7. Neglecting the influence of parallel conductivity 
a clear field effect can be observed. 
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Figure 7.7 Corrected MIS HFET output characteristics: Drain current ID as a function of 
applied drain voltage VD at gate voltages VG between -4 V and +8 V; drain current at a gate 
voltage of -4 V was subtracted from drain current characteristic at higher gate voltages 
 
An additional feature is, that saturation of the drain current can be observed at approximately 
above VD = +3 V, which is a clear evidence of a current transport via a 2D system caused by 
the c-AlGaN/GaN hetero-interface. At this voltage the channel reaches the maximum filling 
level with carriers and an increase of voltage cannot increase the current. The saturation 
current increases as a function of applied gate voltage due to the increasing depth of the 
2DEG channel. This behaviour is demonstrated plotting the transfer characteristics of the 
fabricated device, which are shown in Fig.7.8.  
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Figure 7.8 MIS HFET transfer characteristics: Drain current ID as a function of applied gate 
voltage VG =-2 V to +8 V at a fixed drain voltage VD = 7 V (red full circles), extrapolation 
(black solid line)  
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Therefore the drain current is plotted as a function of gate voltage at a fixed drain voltage 
value of VD = 10 V. The linear extrapolation to zero drain current of the measured data points 
yields a turn on or threshold voltage of -5.08 V. This result clearly indicates normally-on or 
depletion-mode behaviour of the fabricated device.  
However, these results show that a not negligible shunt current is present in fabricated 
transistor device. The highly doped c-AlGaN:Si layer may cause a parallel current bypass, 
also the electrically separation between the active device and the highly conductive 3C-SiC 
substrate is insufficient. Additional insulating layers are required. Therefore a carbon doped 
asymmetrical c-AlN/GaN MQW structure is suggested as an effective insulation posisbility in 
the following chapter.  
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7.3 Enhancement mode c-AlGaN/GaN MIS-HFET 
 
Enhancement (normally-off) mode c-AlGaN/GaN MIS-HFET device will be presented 
in the following discussion. Fig.7.9 shows a schematic cross-sectional view of the grown 
sample. A 50 nm thick low conductive c-GaN:C buffer layer is grown on 3C-SiC substrate. 
For efficient electrical isolation between the active device and the highly conductive substrate 
an asymmetric c-AlN:C/GaN:C  MQW structure was grown.The MQW structure consists of 
10x1 nm c-GaN:C QWs included in 11x2.5 nm c-AlN:C barrier layers. CBr4 BEP of 2x10-7 
mbar was applied during buffer and the MQW growth. The structure is completed by 30 nm 
UID c-GaN forming a hetero structure with 25 nm c-Al0.2Ga0.8N barrier layer and 6 nm SiO2 
gate insulator. The background donor concentrations in UID c-Al0.2Ga0.8N is  
5x1017 cm-3. SiO2 layer was deposited ex-situ by PECVD. Again for the source-and-drain 
contact application the insulating SiO2 was removed by RIE. Gate contact consisting of 15 nm 
Ni and 50 nm Au was not thermally annealed. The ohmic source and drain contacts consist of 
a 15 nm/50 nm/15nm /50 nm Ti/Al/Ni/Au metal stack. They were thermally annealed for 30 s 
in nitrogen ambient at a temperature of 850 °C. Contacting the hetero-interface by deposited 
ohmic source and drain contacts is also indicated in Fig.7.9. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 7.9 Schematic cross sectional view of the fabricated metal insulator semiconductor 
hetero-junction field effect transistor structure; sample consists of 3C-SiC substrate, 50 nm  
c-GaN:C, 48 nm carbon doped asymmetric c-AlN/GaN MQW structure, 30 nm c-GaN:C,  
25 nm UID c-Al0.2Ga0.8N, 6 nm SiO2 (sample no. 2292) 
 
To confirm the normally-off characteristics of the design shown in Fig.7.9 1D Poisson-
Schroedinger calculations were performed. The results are illustrated in Fig.7.10. Gamma 
point conduction band edge and free electron distribution are plotted as a function of the 
distance from sample surface. Two different gate voltages were applied at the gate contact to 
highlight the depletion mode transistor operation. At gate voltage of VG = 0 V (Fig.10a) no 
electron accumulation is observable at the cAlGaN/GaN interface. This is the consequence of 
the conduction band alignment at zero gate voltages. The potential trap for electrons at the 
hetero-interface is shallow and the conduction band is above the Fermi level EF at E = 0 eV.  
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Figure 7.10 1D Poisson- Schroedinger gamma point conduction band edge (red full line) and 
electron distribution (blue dashed line) as a function of the distance from surface of a 
MISHFET structure, black full line at E = 0 eV marks the Fermi level EF; a at a gate voltage 
of VG = 0 V and, b at a gate voltage of VG = 1 V 
 
Therefore the condition for a normally-off transistor is fulfilled. The 2D electron channel is 
completely depleted at zero gate voltage. 
The situation is different at VG = +1 V. The conduction band edge bends towards EF. As a 
consequence electron accumulation occurs at the c-AlGaN/GaN hetero-interface. The electron 
concentration is increased to approximately n2D = 1x1012 cm-2 forming a conductive channel 
for the transistor operation. Increasing the positive gate voltage will lead to a further increase 
of the 2D electron amount at the interface and consequently the drain current increases. This 
behaviour is typical for an enhancement-mode transistor device. 
As already described in chapter 7.2 IV curves were recorded between source-and-drain and 
source-and-gate contacts. The results are shown in Fig.7.11. The IV curve shows a 
symmetrical and ohmic behavior. 
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Figure 7.11 IV characteristics of a source-drain contacts and b source-gate contacts 
 
Compared to the source-drain IV curve of transistor device shown in chapter 7.2 the current is 
reduced by two orders of magnitude. This observation is mainly caused by two factors. The 
first one is the absence of the Si doped c-AlGaN layer. The second factor is probably a 
decreased shunt current through the 3C-SiC substrate. This is caused by the higher insulating 
property of carbon doped MQW structure compared to a simple c-GaN:C layer as it was 
carried out in chapter 6. Gate to source IV curve shows rectifying behavior (Fig.7.5b). The 
current between -20 V and 9 V is in the range of 0.13 nA, so the transistor device is 
switchable in this wide voltage range without significant current flow through the gate 
contact.  
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In Fig.7.12 output characteristics of the fabricated transistor device are illustrated. Drain 
current is plotted as a function of the drain voltage between VD = 0 V and VD = 3 V. The gate 
voltage was varied between VG = -3 V to VG = 4 V in 1 V steps. Drain current increases with 
increasing gate voltage. All measured I-V curves show a non-linear increase with different 
slopes. These output characteristics are unconventional. Additionally no saturation current 
was observed. We believe this behaviour originates from high serial contact resistivity of 
source and drain contacts placed on top of the c-Al0.2Ga0.8N layer. This transistor output 
characteristics were also observed in ref. [63], which were also explained by non ohmic 
behaviour of the source and drain contacts. The high resistivity of the contacts is also 
observable in the relatively low drain current. It is in the range of 5 µA/mm to 40 µA/mm. Of 
course scattering effects like acoustic phonon scattering, impurity and donor scattering and 
dislocation scattering [83, 84] play also a role. A not negligible scattering mechanism is the  
c-AlGaN/GaN hetero-interface roughness scattering. It was carried out in ref. [85], that 
interface roughness scattering is the most important scattering mechanism in cAlGaN/GaN 
hetero-structures.  
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Figure 7.12 MIS HFET output characteristics: Drain current ID as a function of applied 
drain voltage VD at gate voltages VG between -3 V and +4 V 
 
Nevertheless, a clear field effect is observable in our measurements. Drain current ID 
increases with increasing the gate voltage VG. A transistor device is fabricated with normally-
off behaviour. Transfer characteristics are illustrated in Fig.7.13. At gate voltages below  
VG = 2 V the drain current is very low ID < 5 µA/mm. A rapid increase of the drain current 
occurs at a gate voltage of VG = 2 V and above. The transistor threshold voltage is 
approximately at Vth = 1.9 V. This positive value of the threshold voltage is a clear evidence 
for normally-off or enhancement mode transistor operation. A threshold voltage of  
+1.9 V achieved in this work is much higher than reported in c-AlGaN/GaN system with  
Vth = 1.2 V [63], c-plane hexagonal system with Vth = 0.4 V [86], and a-plane hexagonal 
system with Vth = -0.5 V [87] with gate length of LG = 2 µm. This feature is desirable for save 
circuit designs. 
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Figure 7.13 MIS HFET transfer characteristics: Drain current ID as a function of applied 
gate voltage VG at a fixed drain voltages VD = 5 V (blue full circles), extrapolation (black 
solid line)  
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8. Summary  
 
The aim of this work was to carry out the possibilities to improve c-AlGaN/GaN based 
field effect transistor devices. Although the molecular beam epitaxy of cubic GaN is already 
well investigated and optimized in previous works, the improvements consider the problems 
of leakage current caused by gate leakage and shunt current caused by parallel conductance of 
UID c-GaN buffer and the highly conductive 3C-SiC substrate. The establishment of device 
fabrication process including a gate insulator was successfully carried out. Carbon doping and 
the possibility of a cubic AlN/GaN multi quantum well structure were investigated. Effective 
electrical separation between the active device and the substrate is achieved.  
 
Phase-pure cubic AlxGa1-xN/GaN structures were fabricated using rf-plasma assisted 
molecular beam epitaxy. The growth process was controlled by the reflection of high energy 
electron diffraction. Phase purity and surface roughness were investigated by high resolution 
x-ray diffraction and by atomic force microscopy, respectively. Information about depth 
profiles and composition of our samples were delivered by secondary ion mass spectroscopy. 
Electrical investigations were performed by admittance spectroscopy, capacitance voltage and 
current-voltage measurements. The device fabrication was achieved by using standard UV 
lithography, thermal evaporation of contact metals, reactive ion etching and plasma enhanced 
chemical vapour deposition. 
 
For effective gate insulation in-situ and ex-situ insulator deposition were compared. Si3N4 
was successfully deposited in-situ within the MBE chamber directly after growth of cubic 
GaN/AlGaN. Best isolating Si3N4 layers deposited by molecular beam epitaxy at a substrate 
temperature of 600 °C were found. With admittance spectroscopy, interface trap densities 
were investigated. Best results were achieved in in-situ deposited Si3N4 with  
Dit = 2.5x1012 cm-2eV-1 and ex-situ plasma assisted chemical vapour deposited SiO2 with 
Dit = 2x1010 cm-2eV-1 fabricated at low SiH4 and N2O fluxes. All detected interface related 
defect states are located between 0.2 eV and 0.4 eV below EC. We assume that these defects 
are caused by Ga dangling bonds, which capture electrons and therefore act as acceptors. 
However, slow deposition rate SiO2 was successfully used as gate insulator, no gate leakage 
current was observed. 
 
Several methods of protection of the transistor device from shunt current caused by 
parallel conductance of UID c-GaN buffer and the 3C-SiC substrate were discussed in this 
work. It turned out that carbonized 3C-SiC/Si substrates are not suitable for field effect 
transistor devices based on c-AlGaN/GaN. The extremely high dislocation density measured 
by the high resolution x-ray diffraction method in the order of 1010 cm-2 to 1011 cm-2 prohibits 
an efficient transistor operation. Additionally Hall-effect analysis yielded p-type conductivity 
in c-GaN layers grown on 3C-SiC/Si substrates. This feature is disadvantageous for n-type 
HFET application. Due to structural advantages of c-AlGaN/GaN layers in terms of 
dislocation density and surface smoothness the high conductive 3C-SiC substrate was used for 
growth.  
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Carbon doping of c-GaN was realized using CBr4 as a carbon source, which was directly 
connected to the MBE chamber. An incorporated carbon concentration of 1x1020cm-3 was 
achieved without degradation of the crystalline properties of c-GaN. A decrease of the net 
donor concentration with increased carbon concentration and a surplus of net acceptor 
concentration at carbon densities higher than 1019cm-3 were observed. It was shown that 
carbon doping causes a decrease of c-GaN:C conductance by two orders of magnitude at 
carbon densities lower than 5x1019cm-3. At higher carbon concentrations the conductance of  
c-GaN:C increases again, yielding p-type conductivity. However, at moderate carbon fluxes a 
reduction of conductivity of c-GaN:C layers was observed. Also very promising results were 
reached by developing the first cubic GaN:C/GaN/3C-SiC pn-junction diodes. Rectifying 
current-voltage characteristics were observed. 
 
A further possibility of an electrical isolation between the active device and the substrate 
was investigated by growing of c-AlN/GaN and c-AlN/GaN:C multi quantum well structure 
on top of UID c-GaN buffer layer. The Layer thicknesses of the grown MQW structure were 
accurately controlled by RHEED. Current-voltage characteristics measured parallelly to 
growth direction [001] at c-AlN/GaN:C structures have shown a reduction of serial 
conductivity of six orders of magnitude compared to UID c-GaN layers. 
 
FET and MIS HFET structures were realized based on c-GaN and c-AlGaN/GaN grown 
on free standing 3C-SiC. Field effect transistor operation was realized using a UID  
c-GaN/GaN:C/3C-SiC structure. Calculated and measured output characteristics are 
comparable using a mobility value of µ  = 5 cm²/Vs. This relatively low mobility is caused by 
several electron scattering mechanisms. Mainly the low value is due to a relatively high 
dislocation density in c-GaN/3C-SiC structures. 
 
Both depletion mode and enhancement mode MIS HFET devices were realized based 
on c-AlGaN/GaN/3C-SiC system. A positive threshold voltage of Vth = 1.9 V was achieved in 
a normally-off HFET device which is desirable for save circuits.  
 
My results also exhibited that the ohmic contact technology has to be improved in 
future works. The unconventional transistor output characteristics showed no or insufficient 
saturation behaviour. This is probably caused by a relatively high contact resistance. For 
example, Si ion implantation has to be considered for source-and-drain application. Also the 
possibility of applying a self-aligned gate technology is thinkable.  
 
Another possible improvement to the transistor devices is a replacement of the UV 
lithography by electron beam lithography to down scale the device dimensions. Smaller 
spacing between source-and-drain causes less scattering of charge carriers, consequently the 
electron mobility and therefore the device performance increases.  
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Appendix I: List of Abbreviations 
 
2DEG Two Dimensional Electron Gas 
AFM Atomic Force Microscope/Microscopy 
BEP Beam Equivalent Pressure 
BOE Buffer Oxide Etching 
c-AlxGa1-xN Cubic AlxGa1-xN 
c-AlN Cubic AlN 
c-GaN Cubic GaN 
CV Capacitance Voltage 
D Drain 
DBR Distributed Bragg Reflector 
dir Direct (Bandgap) 
ECV ElectrochemicalCapacitance Voltage 
EIT Equivalent Insulator Thickness 
FET Field Effect Transistor 
FWHM Full Width of Half Maximum 
G Gate 
HBT Hetero- junction Bipolar Transistor 
HEMT High Electron Mobility Transistor 
HFET Hetero- junction Field Effect Transistor 
HRXRD High Resolution X Ray Diffraction 
ind Indirect (Bandgap) 
IV Current Voltage 
LD Laser Diode 
LED Light Emitting Diode 
MBE Molecular Beam Epitaxy 
MESA Free standing structure on one substrate 
MESFET Metal Semiconductor Field Effect Transistor 
MISFET Metal Insulator Field Effect Transistor 
MISHFET Metal Insulator Semiconductor Hetero- junction Field Effect 
Transistor 
MODFET Modulation Doped Field Effect Transistor 
MOCVD Metal Organic Chemical Vapour Deposition 
MQW Multiple Quantum Well 
n-channel Electron Channel 
PAMBE Plasma Assisted Molecular Beam Epitaxy 
PECVD Plasma Enhanced Chemical Vapour Deposition 
PL Photoluminescence 
QMS Quadrupole Mass Spectrometer 
QW Quantum Well 
rf Radio Frequency 
RHEED Reflection High Energy Electron Diffraction 
RIE Reactive Ion Etching 
RSM Reciprocal Space Map 
RTA Rapid Thermal Annealing 
RT Room Temperature 
S Source 
SCU Scale Units (needle valve at CBr4 source) 
SIMS Secondary Ion Mass Spectroscopy 
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TLM Transition Line Method 
UHV Ultra High Vacuum 
UID Unintentional Doping/Doped 
UV Ultraviolet 
VCSEL Vertical Cavity Surface Emitting Laser 
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Appendix II: List of Symbols 
 
Symbol Description Unit 
A Area cm² 
a0 Lattice Parameter Å 
a Channel Depth nm 
B Magnetic Induction T 
b Bowing Parameter eV 
|b| Absolute Value of the Burgers Vector Å 
C Capacity F 
CD Depletion Capacitance F 
Cin Insulator Capacitance F 
Cit Interface Trap Capacitance F 
c Lattice Parameter Å 
D Dislocation Density cm-2 
d Layer Thickness nm 
dhkl Spacing of the Lattice Planes nm 
Dit Interface Trap Density eV-1cm-2 
EC 
EF 
Conduction Band Edge 
Fermi Level 
eV 
eV 
Eg Gap Energy eV 
Eit Interface Trap Energy Level eV 
EV Valence Band Edge eV 
F Electric Field V/cm 
fP van der Pauw Correction Factor - 
f Frequency Hz 
FC Carbon Flux s-1cm-2 
gm Transconductance Ω-1 
GP Parallel Conductance Ω-1 
h Depletion Depth nm 
hkl Miller Indices Triplet - 
J Current Density A/cm² 
I Current A 
ID Drain Current A 
IDsat Saturation Drain Current A 
IG Gate Current A 
kB Boltzmann Constant J/K 
LG Gate/Channel Length µm 
NA Acceptor Concentration cm-3 
NC Conduction Band Effective Density of States cm-3 
ND Donor Concentration cm-3 
n Free Electron Concentration cm-3 
n2DEG Two Dimensional Electron Gas Concentration cm-2 
P Pressure mbar 
p Free Hole Concentration cm-3 
Q Electronic Charge C 
Qit Interface Trapped Charge C 
Qm Mobile Charge C 
q Single Electron Charge C 
R Resistivity Ω 
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RH Hall Coefficient C-1cm-3 
Rit Interface Trap Resistivity Ω 
Sq  Root Mean Square Roughness nm 
T Temperature K 
tin Insulator Thickness nm 
V Voltage V 
Vbi Built- in Voltage V 
VD Drain Voltage V 
Vfb Flat Band Voltage V 
VG Gate Voltage V 
VP Pinch- off Voltage V 
VT Threshold Voltage V 
vth Electron Thermal Velocity cm/s 
x Al mole fraction in AlGaN % 
x Length µm 
Y Admittance Ω-1 
y Depletion Width nm 
Z Channel Width µm 
zCV Distance from Sample Surface nm 
∆EC Conduction Band Discontinuity eV 
∆ω Full Width at Half Maximum arcmin 
ε0 Electric Field Constant AsV-1m-1 
εs Semiconductor Permittivity - 
Φb Energy Barrier eV 
λ Wavelength nm 
µ Mobility cm²V-1s-1 
ρ Specific Layer Resistance Ωcm 
ρ Charge Density C/cm³ 
σ Specific Layer Conductance (Ωcm)-1 
σ0n Capture Cross Section cm² 
τit Interface Trap Lifetime s 
θm Diffraction Angle ° 
Ψ Energy Separation (Conduction Band Edge – Fermi Level) eV 
ωm Angle of Incidence ° 
ω Angular Frequency Hz 
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Appendix III: List of Samples 
 
Note: The first layer in column “Sample Structure” is the first layer grown on substrate.  
Sample 
Number 
Substrate 
Declaration 
Substrate 
Type 
Sample 
Structure 
1891 100-C500 3C-SiC/Si 960 nm c-GaN 
1909 100-C500 3C-SiC/Si 690 nm c-GaN (TS = 682 °C) 
1910 100-C500 3C-SiC/Si 680 nm c-GaN (TS = 669 °C) 
1911 100-C500 3C-SiC/Si 680 nm c-GaN (TS = 690 °C) 
1912 100-C500 3C-SiC/Si 680 nm c-GaN (TS = 701 °C) 
1913 100-C500 3C-SiC/Si 680 nm c-GaN (TS = 710 °C) 
1914 100-C500 3C-SiC/Si 680 nm c-GaN(TS = 719 °C) 
1915 100-C500 3C-SiC/Si 680 nm c-GaN(TS = 719 °C) 
1916 100-C500 3C-SiC/Si 680 nm c-GaN(TS = 731 °C) 
1917 100-C500 3C-SiC/Si 680 nm c-GaN(TS = 737 °C) 
1957 SFB 21AA 3C-SiC 380 nm c-GaN 
1958 SFB 21AA 3C-SiC 60 nm c-GaN 
270 nm c-GaN:C (10 SCU) 
40 nm c-GaN 
1959 SFB 21AA 3C-SiC 60 nm c-GaN 
230 nm c-GaN:C(15 SCU) 
60 nm c-GaN 
1960 SFB 21AA 3C-SiC 60 nm c-GaN 
200 nm c-GaN:C (15 SCU) 
120 nm c-GaN 
1961 SFB 21AA 3C-SiC 60 nm c-GaN 
100 nm c-GaN:C (20 SCU) 
120 nm c-GaN 
1962 SFB 21AA 3C-SiC 60 nm c-GaN 
355 nm c-GaN:C (15 SCU) 
120 nm c-GaN:Si (TSi = 1050 °C) 
1963 SFB 21AA 3C-SiC 520 nm c-GaN 
1995 PC 570a 3C-SiC/Si 1050 nm c-GaN:Si (TSi = 1050 °C) 
1996 SFD 03 AF 3C-SiC 580 nm c-GaN 
1997 PC 575a 3C-SiC/Si 580 nm c-GaN 
1998 SFD 03 AF 3C-SiC 80 nm c-GaN 
530 nm c-GaN:C (8 SCU) 
1999 SFD 03 AF 3C-SiC 80 nm c-GaN 
530 nm c-GaN:C (6 SCU) 
2000 SFD 03 AF 3C-SiC 80 nm c-GaN 
530 nm c-GaN:C (4 SCU) 
2001 SFD 03 AF 3C-SiC 80 nm c-GaN 
530 nm c-GaN:C (2 SCU) 
2002 SFD 03 AF 3C-SiC 80 nm c-GaN 
530 nm c-GaN:C (10 SCU) 
2003 SFD 03 AF 3C-SiC 80 nm c-GaN 
320 nm c-GaN:C (15 SCU) 
2004 SFD 03 AF 3C-SiC 80 nm c-GaN 
530 nm c-GaN:C (12 SCU) 
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2005 
 
PC 575a 
 
3C-SiC/Si 
 
80 nm c-GaN 
530 nm c-GaN:C (4 SCU) 
2006 PC 575a 3C-SiC/Si 80 nm c-GaN 
530 nm c-GaN:C (6 SCU) 
2007 PC 575a 3C-SiC/Si 80 nm c-GaN 
530 nm c-GaN:C (8 SCU) 
2024 SFD 03 AF 3C-SiC 80 nm c-GaN 
70 nm c-GaN:C (2SCU) 
70 nm c-GaN 
70 nm c-GaN:C (4SCU) 
70 nm c-GaN 
70 nm c-GaN:C (6SCU) 
70 nm c-GaN 
70 nm c-GaN:C (8SCU) 
70 nm c-GaN 
70 nm c-GaN:C (10SCU) 
70 nm c-GaN 
70 nm c-GaN:C (12SCU) 
2025 SFD 03 AF 3C-SiC 570 nm c-GaN 
225 nm c-AlN 
2028 SFD 03 AF 3C-SiC 600 nm c-GaN 
8 h 20 min SiN (TSi = 1300 °C, TS = 300 °C)  
2043 SFD 03 AF 3C-SiC 8 h SiN (TSi = 1300 °C, TS = 300 °C) 
2050 100-C615 3C-SiC/Si 475 nm c-GaN 
2051 UP-10-02 3C-SiC/Si 580 nm c-GaN 
2052 UP-10-02 3C-SiC/Si 85 nm c-GaN 
255 nm c-GaN:Si (TSi = 1010 °C) 
255 nm c-GaN:C (10 SCU) 
2053 UP-10-02 3C-SiC/Si 80 nm c-GaN 
425 nm c-GaN:C (10 SCU) 
80 nm c-GaN:Si (TSi = 1010 °C) 
2054 UP-10-02 3C-SiC/Si 40 nm c-GaN 
410 nm c-GaN:C (10 SCU) 
2055 PC 606a 3C-SiC/Si 1075 nm c-GaN 
2056 PC 604a 3C-SiC/Si 1080 nm c-GaN 
2057 PC 603a 3C-SiC/Si 1045 nm c-GaN 
2058 PC 602a 3C-SiC/Si 1090 nm c-GaN 
2065 PC 602a 3C-SiC/Si 1200 nm c-GaN 
2084 PC 602a 3C-SiC/Si 100 nm c-GaN 
20 nm c-Al0.1Ga0.9N 
2085 PC 602a 3C-SiC/Si 100 nm c-GaN 
20 nm c-Al0.1Ga0.9N 
2086 PC 602a 3C-SiC/Si 100 nm c-GaN 
20 nm c-Al0.1Ga0.9N 
2087 PC 602a 3C-SiC/Si 100 nm c-GaN 
20 nm c-Al0.15Ga0.85N 
2088 PC 602a 3C-SiC/Si 100 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
2089 PC 602a 3C-SiC/Si 120 nm c-GaN 
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2090 PC 602a 3C-SiC/Si 1000 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
2091 PC 602a 3C-SiC/Si 100 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
2092 PC 602a 3C-SiC/Si 200 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
2093 PC 602a 3C-SiC/Si 200 nm c-GaN 
4 nm c-Al0.3Ga0.7N 
6 nm c-Al0.3Ga0.7N:Si (TSi = 1042 °C) 
10 nm c-Al0.3Ga0.7N 
2094 PC 618a 3C-SiC/Si 700 nm c-GaN (TSi = 1042 °C) 
2105 SFE 29 AL 3C-SiC 650 nm c-GaN 
4 h SiN (TSi = 1300 °C, TS = 300 °C) 
2106 SFE 29 AL 3C-SiC 650 nm c-GaN 
2 h SiN (TSi = 1300 °C, TS = 300 °C) 
2107 SFE 29 AL 3C-SiC 650 nm c-GaN 
1 h SiN (TSi = 1300 °C, TS = 300 °C) 
2120 SFE 29 AL 3C-SiC 650 nm c-GaN  
2121 SFE 29 AL 3C-SiC 650 nm c-GaN 
1 h SiN (TSi = 1300 °C, TS = 400 °C) 
2122 SFE 29 AL 3C-SiC 650 nm c-GaN 
1 h SiN (TSi = 1300 °C, TS = 500 °C) 
2123 SFE 29 AL 3C-SiC 650 nm c-GaN 
1 h SiN (TSi = 1300 °C, TS = 600 °C) 
2124 SFE 29 AL 3C-SiC 650 nm c-GaN 
1 h SiN (TSi = 1300 °C, TS = 700 °C) 
2125 SFE 29 AL 3C-SiC 250 nm c-GaN 
2126 SFE 29 AL 3C-SiC 265 nm c-GaN:C (5 SCU) 
2127 SGM 01 AC 3C-SiC 200 nm c-GaN 
4 nm c-Al0.3Ga0.7N 
6 nm c-Al0.3Ga0.7N:Si (TSi = 1047 °C) 
10 nm c-Al0.3Ga0.7N 
2128 SGM 01 AC 3C-SiC 200 nm c-GaN 
4 nm c-Al0.3Ga0.7N 
6 nm c-Al0.3Ga0.7N:Si (TSi = 1047 °C) 
10 nm c-Al0.3Ga0.7N 
50 min SiN (TSi = 1300 °C, TS = 600 °C) 
2129 SGM 01 AC 3C-SiC 150 nm c-GaN:C (6 SCU) 
50 nm c-GaN 
4 nm c-Al0.3Ga0.7N 
6 nm c-Al0.3Ga0.7N:Si (TSi = 1047 °C) 
10 nm c-Al0.3Ga0.7N 
50 min SiN (TSi = 1300 °C, TS = 600 °C) 
2130 SGM 01 AC 3C-SiC 200 nm c-GaN:C (6 SCU) 
50 nm c-GaN 
4 nm c-Al0.3Ga0.7N 
6 nm c-Al0.3Ga0.7N:Si (TSi = 1047 °C) 
10 nm c-Al0.3Ga0.7N 
2134 PC 618a 3C-SiC/Si 400 nm c-GaN 
2135 PC 618a 3C-SiC/Si 200 nm c-GaN 
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2136 PC 618a 3C-SiC/Si 100 nm c-GaN 
2137 PC 618a 3C-SiC/Si 50 nm c-GaN 
2138 PC 618a 3C-SiC/Si 25 nm c-GaN 
2139 PC 618a 3C-SiC/Si 12.5 nm c-GaN 
2140 PC 618a 3C-SiC/Si 430 nm c-GaN:Si (TSi = 954 °C) 
2141 PC 618a 3C-SiC/Si 430 nm c-GaN:Si (TSi = 993 °C) 
2142 PC 618a 3C-SiC/Si 430 nm c-GaN:Si (TSi = 1010 °C) 
2143 Sapphire Al2O3 50 nm h-GaN 
500 nm h-GaN:C (8 SCU) 
50 nm h-GaN 
2144 PC 618a 3C-SiC/Si 430 nm c-GaN:C (8 SCU) 
2145 PC 618a 3C-SiC/Si 430 nm c-GaN:C (6 SCU) 
2146 PC 618a 3C-SiC/Si 430 nm c-GaN:C (4 SCU) 
2147 PC 618a 3C-SiC/Si 400 nm c-GaN 
400 nm c-GaN:Si (TSi = 948 °C) 
2148 PC 618a 3C-SiC/Si 430 nm c-GaN:Si (TSi = 1060 °C) 
2149 PC 618a 3C-SiC/Si 1300 nm c-GaN 
2150 PC 618a 3C-SiC/Si 650 nm c-GaN 
55 nm c-GaN:Si (TSi = 1060 °C) 
2158 PC 618a 3C-SiC/Si 40 nm c-GaN 
160 nm c-Al0.25Ga0.75N 
2159 PC 618a 3C-SiC/Si 40 nm c-GaN 
160 nm c-Al0.6Ga0.4N 
2160 PC 618a 3C-SiC/Si 100 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
2161 SGM 01 AC 3C-SiC 25 nm c-GaN 
600 nm c-GaN:C (5 SCU) 
2171 SGM 01 AC 3C-SiC 320 nm c-GaN 
2172 SGM 01 AC 3C-SiC 25 nm c-GaN 
200 nm c-GaN:C (5 SCU) 
120 nm c-GaN 
2173 SGM 01 AC 3C-SiC 25 nm c-GaN 
200 nm c-GaN:C (6 SCU) 
120 nm c-GaN 
2174 SGM 01 AC 3C-SiC 25 nm c-GaN 
200 nm c-GaN:C (7 SCU) 
120 nm c-GaN 
2175 PC 618a 3C-SiC/Si 650 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
2176 PC 618a 3C-SiC/Si 100 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
10 nm c-GaN 
2177 PC 618a 3C-SiC/Si 650 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
1 h SiN (TSi = 1300 °C, TS = 600 °C) 
2219 SGM 01 AC 3C-SiC 600 nm c-GaN 
2220 SGM 01 AC 3C-SiC 100 nm c-GaN 
3 nm c-AlN 
10 asym. MQWs 
1 nm/2 nm c-GaN QWs 
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3 nm c-AlNbarriers 
55 nm c-GaN 
2221 SGM 01 AC 3C-SiC 50 nm c-GaN 
3 nm c-AlN 
10 asym. MQWs 
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers           
100 nm c-GaN 
2222 SGM 01 AC 3C-SiC 50 nm c-GaN 
3 nm c-AlN:C (6 SCU) 
10 asym. MQWs  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers           
100 nm c-GaN 
2223 SGM 01 AC 3C-SiC 25 nm c-GaN:C (6 SCU) 
3 nm c-AlN 
10 asym. MQWs 
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers           
50 nm c-GaN 
2224 SGM 01 AC 3C-SiC 25 nm c-GaN 
400 nm c-GaN:C (6 SCU) 
600 nm c-GaN:C (8.5 SCU) 
50 nm c-GaN:Si (TSi = 1125 °C) 
2225 SGM 01 AC 3C-SiC 25 nm c-GaN 
400 nm c-GaN:C (6 SCU) 
3 nm c-AlN 
45 nm c-GaN:C (5 SCU) 
10 nm c-GaN:Si (TSi = 1125 °C) 
2247 SFE 29 AL 3C-SiC 100 nm c-GaN 
60 nm c-Al0.2Ga0.8N 
2248 SFE 29 AL 3C-SiC 100 nm c-GaN 
60 nm c-Al0.25Ga0.75N 
2249 SFE 29 AL 3C-SiC 100 nm c-GaN 
60 nm c-Al0.3Ga0.7N 
2250 SFE 29 AL 3C-SiC 100 nm c-GaN 
60 nm c-Al0.35Ga0.65N 
2251 SFE 29 AL 3C-SiC 5 nm c-AlN 
50 nm c-GaN 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
2252 SFE 29 AL 3C-SiC 50 nm c-GaN 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
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50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
2253 SFE 29 AL 3C-SiC 50 nm c-GaN 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
2254 SFE 29 AL 3C-SiC 10 nm c-AlN 
50 nm c-GaN 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1070 °C) 
2255 SFE 29 AL 3C-SiC 3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1070 °C) 
2256 SGM 01 AC 3C-SiC growth failed 
2257 SGM 01 AC 3C-SiC 10 nm c-AlN:C (4 SCU) 
50 nm c-GaN:C (5 SCU) 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1120 °C) 
2258 SGM 01 AC 3C-SiC 10 nm c-AlN:C (6 SCU) 
50 nm c-GaN:C (6 SCU) 
3 nm c-AlN:C (6 SCU) 
10 asym. MQWs:C (6 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1120 °C) 
2259 SGM 01 AC 3C-SiC 10 nm c-AlN:C (5 SCU) 
50 nm c-GaN:C (5 SCU) 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
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50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1120 °C) 
2260 SFJ 14 AK 3C-SiC 10 nm c-AlN:C (5 SCU) 
50 nm c-GaN:C (5 SCU) 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1100 °C) 
2261 SFJ 14 AK 3C-SiC 10 nm c-AlN:C (5 SCU) 
50 nm c-GaN:C (5 SCU) 
3 nm c-AlN:C (5 SCU) 
4 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1100 °C) 
2262 SFJ 14 AK 3C-SiC 10 nm c-AlN:C (5 SCU) 
10 nm c-Al0.8Ga0.2N 
10 nm c-Al0.6Ga0.4N 
10 nm c-Al0.4Ga0.6N 
10 nm c-Al0.2Ga0.7N 
10 nm c-Al0.1Ga0.9N 
50 nm c-GaN:C (5 SCU) 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1100 °C) 
2263 SFJ 14 AK 3C-SiC 30 nm c-AlN 
2264 SFJ 14 AK 3C-SiC 30 nm c-AlN:C (5 SCU) 
2265 SGB 04 AG 3C-SiC 50 nm c-GaN:C (5 SCU) 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1100 °C) 
2266 SGB 04 AG 3C-SiC 50 nm c-GaN:C (5 SCU) 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1100 °C) 
2267 SGB 04 AG 3C-SiC 50 nm c-GaN:C (5 SCU) 
2 nm c-AlN:C (5 SCU) 
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10 asym. MQWs:C (5 SCU)  
1 nm/2 nm c-GaN QWs 
2 nm c-AlN barriers 
2285 SHH 17 AB 3C-SiC 10 nm c-AlN 
750 nm c-GaN 
2286 SHH 17 AB 3C-SiC 215 nm c-GaN 
20 nm c-Al0.3Ga0.7N 
5 nm c-GaN:Si (TSi = 1100 °C) 
2287 SJK 25 AE 3C-SiC 210 nm c-GaN:C (4 SCU) 
15 nm c-GaN 
10 nm c-Al0.3Ga0.7N 
2288 SJK 25 AE 3C-SiC 210 nm c-GaN:C (5 SCU) 
15 nm c-GaN 
10 nm c-Al0.3Ga0.7N 
2289 SJK 25 AE 3C-SiC 210 nm c-GaN:C (6 SCU) 
15 nm c-GaN 
10 nm c-Al0.3Ga0.7N 
2290 SJK 25 AE 3C-SiC 210 nm c-GaN:C (7 SCU) 
15 nm c-GaN 
10 nm c-Al0.3Ga0.7N 
2291 SJK 25 AE 3C-SiC 50 nm c-GaN:C (5 SCU) 
3 nm c-AlN:C (5 SCU) 
8 asym. MQWs:C (5 SCU)  
1.5 nm/2.5 nm c-GaN QWs 
3 nm c-AlN barriers 
50 nm c-GaN:C (5 SCU) 
15 nm c-GaN 
10 nm c-Al0.3Ga0.7N 
2292 SJK 25 AE 3C-SiC 50 nm c-GaN:C (5 SCU) 
3 nm c-AlN:C (5 SCU) 
10 asym. MQWs:C (5 SCU)  
1.5 nm/2.5 nm c-GaN QWs 
3 nm c-AlN barriers 
30 nm c-GaN:C (5 SCU) 
25 nm c-Al0.2Ga0.8N 
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Appendix IV: Poisson-Schrödinger-Solver 
 
The 1D Poisson/Schrödinger program uses the finite-difference method for the one-
dimensional band diagram of a semiconductor structure to be calculated. This method 
provides the ability for the numerical solution of ordinary and partial differential equations 
represent the program calculates band diagrams at various applied voltages and it is also able 
to determine CV characteristics. It is written for III-V compound semiconductors, but it is 
general enough to work for other material systems. The program is driven by a pseudo-Mac 
interface, but the user needs to use separate document processing and graphics processing 
programs. One outstanding feature of the program is that the semiconductors can be accessed 
with their "names". The program automatically searches the relevant physical parameters. The 
parameters for ternary compounds are calculated for a given content of the respective 
elements. Semiconductor in the "materials" file are divided into family classes so that 
parameters such as Band offsets are defined within this class, and do not interfere with the 
parameters of the other classes. The mobile charge concentrations are determined using the 
Boltzmann statistics. In addition, the Unger-approximation for weak degeneracy and 
Sommerfeld approximation is used for deep degeneracy, the dopant ionization is also 
considered. The charge distribution can be calculated as well with the Poisson equation. The 
program calculates both the course of the conduction band and the valence band as well as the 
electron and hole-concentration as a function of distance from the semiconductor surface. The 
dopant ionization is taken into account for the flat and the deep doping level. 
The current flow cannot be simulated, so the calculations are based only on the thermal 
equilibrium. Three possible boundary conditions can be defined for the semiconductor surface 
and the substrate: 1 Schottky barrier, 2nd ohmic contact, or 3 Energy band slope is zero. If a 
Schottky barrier is used, the program can simulate the effect of an applied voltage, which has 
no significant current flow to the sequence. An ohmic contact as a boundary condition is used, 
then the voltage applied to the Fermi level of the adjacent layer the same. The condition "zero 
slope" is selected, if the simulation is to be performed only for a limited area, which is 
relatively far away from the sample surface and from the substrate rear side. For example in a 
hetero-junction contact the interesting effects in the range of the transition. So it is not 
necessary, the sample structure of the sample to simulate the front side to the back of sample. 
An example of a simulation input file for a HFET with included asymmetric MQW structure 
is given by following input file text: 
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Input Description 
 
#test comment 
 
Simulation parameter description start 
substrate v1 
3C-SiC t=10000 Nd=3e18  
3C-SiC substrate 
GaN t=50nm dy=1 Nd=1e17 c-GaN buffer layer 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=1nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=2nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=1nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=2nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=1nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=2nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=1nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=2nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=1nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
GaN t=2nm dy=1 Nd=1e17 
AlGaN t=3nm dy=1 x=1 Nd=1e18 
asymmetrical MQW structure consisting of 
alterning c-AlN/GaN layers 
Nd is net donor concentration in cm-3 
t is the layer thickness in nm 
dy is the increment  
of each calculation step in nm 
GaN t=50nm dy=1 Nd=1e17 c-GaN layer  
AlGaN t=20nm dy=1 x=0.25 Nd=5e17 
surface schottky=0.9 v2 
c-AlxGa1-xN barrier layer 
surface condition: Schottky barrier=0.9 eV 
schrodingerstart=10500 
schrodingerstop=10980 
 
v1 0.0 
v2 0.0 
temp=300K 
find quantization between  
10500x0.1 nm and 10980x0.1 nm 
 
applied bias at v1 (substrate)  
and v2 (surface) 
temperature 
 
 
Hereby Nd is the measured or assumed background donor concentration, t is the layer 
thickness in nm, dy means the Poisson and Schödinger equation is solved every 0.1 nm 
counted from the substrate to the surface, x is the Al mole fraction, v1 and v2 mark the points 
bias voltage is applied (in this case v1 at the substrate and v2 at the surface Schottky contact), 
schrodingerstart and stop mark the thickness boundaries where Schödinger equation is solved 
(in this case it is the MQW structure between 10500x0.1 nm and 10980x0.1 nm). Since the 
transistor devices were characterized at room temperature, the simulation temperature was 
300 K.  
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Appendix V: List of Figures 
 
2.1 Arrangement of Ga and N atoms in wurtzite a) and zinc-blende b) unit cell GaN   8 
2.2 Schematically drawing of the used Riber 32 MBE system 10 
2.3 AFM measurement arrangement, the deflection of the cantilever is detected by a 
laser beam(light detector, laser diode, piezo arrangement, cantilever with the 
AFM tip, sample) 
 
 
12 
2.4 Schematically drawing of the HRXRD measurement arrangement 14 
2.5 Schematically drawing of the SIMS measurement arrangement 15 
2.6 Schematically drawing of the capacitance-voltage and the admittance-
spectroscopy measurement arrangement 
 
16 
2.7 Measured capacity vs. applied voltage profile for a c-AlGaN/GaN MISH system 17 
2.8 Measured (red dots) and calculated (blue solid line) capacity vs. applied voltage 
for a c-AlGaN/GaN MISH system 
 
18 
2.9 Schematically Hall- effect measurement arrangement in van der Pauw geometry. 
A current is impressed between the contacts 2 and 4, the Hall-voltage is 
measured between 1 and 3. B represents the applied homogeneous magnetic field 
perpendicular to the sample surface 
 
 
 
19 
2.10 Schematically drawing of specific resistivity measurement arrangement. A 
current is impressed between the contacts 1 and 4, the voltage is measured 
between 2 and 3 
 
 
20 
2.11 Insulator semiconductor structure is shown. Two types of possible incorporated 
charge types, namely mobile charge and the interface trapped charge, are 
indicated by arrows 
 
 
22 
2.12 Schematically plot of possible interface defect states within the band gap of c-
GaN  
 
23 
2.13 Schematically drawing of the measurement arrangement and applied to the 
produced sample structure including the 3C-SiC substrate, the c-GaN layer and 
the insulator layer (left hand side); Equivalent circuit of the sample structure 
including the insulator-, depletion zone-, interface- capacity and the ohmic 
resistance of the interface states (right hand side) 
 
 
 
 
23 
2.14 Gp/ω plotted against ω; Results are obtained from metal/Si3N4/c-GaN structure; 
A dc voltage between 5 V and 8 V was applied 
 
24 
   
3.1 Schematically drawing of the RIE process 28 
3.2 Schematically drawing of the working principle of the PECVD chamber 30 
3.3 a UV- lithography mask no. 1 for the MISHFET production; b Photograph taken 
under a light microscope of the field number 3 
 
32 
3.4 a UV- lithography mask no.2 for the MISHFET production; b Photograph 
showing the etched mesa structure 
 
33 
3.5 a UV- lithography mask no.3 for the MISHFET production; b Photograph 
showing the SiO2 free etched area on top of the transistor field 
 
33 
3.6 a UV- lithography mask no.4 for the MISHFET production; b Photograph 
showing the (2x35) µm² gate contact finger positioned between source and drain 
 
34 
3.7 UV- lithography mask no.5 for the MISHFET production for source and drain 
free etching 
 
34 
3.8 a UV- lithography mask no.6 for the MISHFET production; b Photograph 
showing source, drain and gate connected to the large contact pads 
 
35 
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3.9 a Ohmic IV- curve measured between source and drain; b A typical IV- curve of 
a MIS diode, measured between gate and source 
 
35 
   
4.1 Schematically drawing of a HFET device 36 
4.2 Comparison of IV- characteristics: a normally on HFET; b normally off HFET 37 
4.3 Two dimensional electron gas (n2DEG) concentration at the c-Al0.3Ga0.7N/GaN 
hetero- interface as a function of the background doping concentration (ND – NA) 
of the c-GaN buffer layer. Buffer layer thickness is 600 nm, barrier layer 
thickness is 30 nm, c-AlGaN doping concentration is 5x1017 cm-3 
 
 
 
41 
4.4 Two dimensional electron gas (n2DEG) concentration at the c-Al0.3Ga0.7N/GaN 
hetero- interface as a function of the thickness (dAlGaN) of the c-AlGaN barrier 
layer. Barrier layer thickness is 30 nm, background donor concentrations in c-
AlGaN and c-GaN are 5x1017 cm-3 and 1x1017 cm-3, respectively 
 
 
 
42 
4.5 Two dimensional electron gas (n2DEG) concentration at the c-Al0.3Ga0.7N/GaN 
hetero- interface as a function of the Al content x. Barrier layer thickness is 30 
nm, background donor concentrations in c-AlGaN and c-GaN are 5x1017 cm-3 
and 1x1017 cm-3, respectively 
 
 
 
43 
4.6 Two dimensional electron gas (n2DEG) concentration at the c-Al0.3Ga0.7N/GaN 
hetero- interface as a function of the background doping concentration (ND – NA) 
of the c-AlGaN barrier layer. Barrier layer thickness is 30 nm, background donor 
concentration in the c-GaN buffer layer is 1x1017 cm-3 
 
 
 
44 
4.7 1D Poisson calculation of the conduction band edge and electron concentration in 
c-AlGaN/GaN structures, gate conditions are simulated by a Schottky barrier of 
0.8 eV applied to the sample surface; a normally-on condition and b normally-off 
condition 
 
 
 
45 
   
5.1 Measured capacitance of the Si3N4/c-GaN capacitors versus the applied dc 
voltage; results of three grown structures are shown; growth temperature was  
300 °C, the deposition time was varied from one hour to eight hours; the inset 
shows the linear function of the equivalent insulator thickness as a function of the 
deposition time; the growth rate is 13.9 nm/h 
 
 
 
 
47 
5.2 Net donor concentration vs. the applied dc voltage; ND-NA was calculated from 
the CV curves of each MIS structure using equation (2.8) 
 
48 
5.3 Flat band voltage data (red dots) as a function of the insulator thickness; Vfb 
increases with the insulator thickness tin 
 
48 
5.4 Schematic drawing of the conduction band alignment of a Ni/Si3N4/c-GaN metal 
insulator semiconductor structure with different insulator thickness; for a better 
overview the energy separation of the conduction band and the Fermi level Ψ is 
just shown for the structure with the insulator thickness t3 (black full curve) 
 
 
 
49 
5.5 Current voltage (IV) characteristics of the MIS capacitors with Si3N4 as insulator 
grown at different temperatures; to illustrate the effect of insulation the IV curve 
of a metal/semiconductor is also shown (no Si3N4) 
 
 
50 
5.6 Calculated serial conductivity 1/RS of the MIS capacitors; a minimum of 
conductivity is reached in the MIS structure grown at 600 °C 
 
51 
5.7 SIMS profiles of Si3N4/c-GaN structures: a silicon nitride was grown at 300 °C 
and b at 600 °C;for a better overview only the signals for O (red curve), SiN 
(blue curve) and GaN (green) are shown 
 
 
52 
5.8 Fraction of oxygen contaminated Si3N4 as a function of 1/T; at temperatures 
between 400 °C and 600 °C a nearly linear regime with 1/T is observed 
 
53 
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5.9 Capacitance voltage characteristics of the MIS capacitors; the growth 
temperature for in-situ MBE grown Si3N4 was varied between 300 °C and 700 °C 
 
54 
5.10 Extracted values for the flat band voltages of the MIS capacitors as a function of 
the reverse growth temperature 
 
54 
   
6.1 Schematically drawing of the energetic conduction and the valence band in the 
surrounding of a positively charged dislocation. a - c sequence shows electrons 
accumulating in the potential minimum thereby screening the dislocation 
potential and allowing holes to bypass the potential barrier 
 
 
 
58 
6.2 Dislocation density D as a function of the c-GaN layer thickness d; The 
dislocation density values were calculated from the FWHM of the rocking curves 
measured by HRXRD 
 
 
59 
6.3 Dislocation density D as a function of free hole concentration p measured by 
Hall- effect measurement 
 
59 
6.4 The CBr4 beam equivalent pressure (BEP) plotted versus the high precision 
needle valve scale units. The dashed line is a guide for the eye 
 
63 
6.5 RHEED intensity transient during the growth of c-GaN:C. The CBr4 BEP is  
4x10-8 mbar. The dashed line indicates the condition of one single ML of Ga 
coverage 
 
 
63 
6.6 Atomic Ga flux as a function of the CBr4 BEP. The inset shows a quadrupole 
mass spectrum in the range between 140 and 160 atomic mass units during the 
growth of c-GaN:C 
 
 
64 
6.7 Relevant ToF-SIMS negative ion signal intensities a function of the Cs+ ion 
sputtering time. The signals for CN (circles), GaN (squares), O (diamonds) and C 
(triangles) are depicted 
 
 
65 
6.8 Incorporated C concentration [C] (circles) measured by ToF-SIMS and from the 
c-GaN:C growth rate calculated atomic carbon flux FC (squares) vs. the CBr4 
BEP 
 
 
66 
6.9 CV- characteristics of the reference sample (red), a sample C doped at  
1.7x10-9 mbar (blue), and a sample C doped at 9.4x10-9 mbar (green) measured 
from -20 V up to 15 V. For a better overview the capacitances were normalized 
by the insulator capacitance Cinsulator 
 
 
 
68 
6.10 CV- profile of a C doped sample at 6x10-7 mbar measured from -20 V to +15 V 68 
6.11 Room temperature C-2-V characteristics of c-GaN:C with low-level C doped 
samples a showing a donor surplus and high-level C doped samples b exhibiting 
a distinct acceptor surplus 
 
 
69 
6.12 Incorporated carbon concentration [C] (diamonds) and net carrier concentration 
NCV (squares and dots, respectively) plotted versus the CBr4 BEP; The dashed 
lines are guides for the eye 
 
 
70 
6.13 Schematic drawing of the IV-measurement arrangement; c-GaN:C samples 
consist of  3C-SiC substrate; 70nm UID c-GaN buffer layer; 400nm c-GaN:C 
layer at different carbon doping levels; 120nm top layer 
 
 
72 
6.14 Serial conductance vs. CBr4 BEP; serial conductance of samples with donor and 
acceptor surplus is indicated by squares and dots, respectively; the dashed lines 
are guides for the eye 
 
 
73 
6.15 Schematic drawing of the IV-measurement arrangement; samples consist of  3C-
SiC substrate; 70nm UID c-GaN buffer layer; 600nm c-GaN:C layer  
 
74 
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6.16 Current density plotted versus applied voltage, from -5 V to 5 V; Pd was used as 
p-type ohmic contact on top of the sample; IV- curves were measured directly 
after thermal metal evaporation and after RTA treatment for 30s between 400 °C 
and 850 °C in N2 ambient 
 
 
 
74 
 
6.17 
 
Current density plotted versus applied voltage, from -5 V to 5 V; Ni was used as 
p-type ohmic contact on top of the sample; IV- curves were measured directly 
after thermal metal evaporation and after RTA treatment for 30s between 400 °C 
and 600 °C in N2 ambient 
 
 
 
 
75 
6.18 Cross sectional view of the current–voltage measurement arrangement of pn- 
junction formed by n-type 3C-SiC/ UID c-GaN and p-type c-GaN:C; positive 
potential is applied to Ni/Au top contact, negative pole is applied to Cu/In/3C-
SiC back contact 
 
 
 
76 
6.19 Current density vs. Voltage characteristic of the fabricated 3C-SiC/c-GaN/c-
GaN:C pn- structure; pn- diode is measured in forward direction 
 
77 
6.20 Schematic drawing of the IV-measurement arrangement; samples B (undoped) 
and C (carbon doped) consist of a 50 nm c-GaN buffer followed by 10 
asymmetric (1 nm/2 nm) c-GaN quantum wells with (3 nm) c-AlN barriers 
 
 
79 
6.21 RHEED intensity transient during the initial growth of c-AlN:C; RHEED 
intensity oscillations indicate a two dimensional atomically smooth growth; the 
growth rate of 5.1s/ML was obtained from the oscillation period 
 
 
79 
6.22 Gamma point conduction band edge as a function from the distance from the 
surface; the quantized electron states within the QW structure are also shown 
(blue for 2 nm QWs, red for 1 nm QWs); line at zero energy marks the Fermi 
level; calculations were performed using 1D Poisson- Schroedinger- solver 
 
 
 
80 
6.23 Current density of our three fabricated samples plotted versus the applied 
voltage; sample A is the reference sample (blue diamonds), sample B is the 
sample with UID MQWs (black circles) and sample C contains carbon doped 10 
MQWs (green squares) 
 
 
 
81 
6.24 Serial resistivity RS of the fabricated samples A, B and C; the values were 
obtained from the linear increase of the current in forward direction 
 
82 
   
7.1 Schematically drawing of the fabricated field effect transistor structure 83 
7.2 a FET No.1: Drain current ID as a function of applied drain voltage VD at gate 
voltages VG between -5 V and +2 V; b FET No.2: Drain current ID as a function 
of applied drain Voltage VD at gate voltages VG between -3 V and +1 V, 
additionally ID calculation results are also illustrated 
 
 
 
85 
7.3 Schematic cross sectional view of the fabricated modulation doped metal 
insulator semiconductor hetero-junction field effect transistor structure; sample 
consists of 3C-SiC substrate, 150 nm c-GaN:C, 50 nm UID c-GaN, 4 nm UID c-
Al0.3Ga0.7N, 6 nm c-Al0.3Ga0.7N:Si, 10 nm UID c-Al0.3Ga0.7N, 6 nm SiO2 
 
 
 
87 
7.4 1D Poisson-Schroedinger gamma point conduction band edge (red full line) and 
electron distribution (blue dashed line) as a function of the distance from surface 
of a MISHFET structure, black full line at E = 0 eV marks the Fermi level EF; a 
at a gate voltage of VG = 0 V and, b at a gate voltage of VG = -1 V 
 
 
 
88 
7.5 IV characteristics of a source drain contacts and b source gate contacts 89 
7.6 MIS HFET output characteristics: Drain current ID as a function of applied drain 
voltage VD at gate voltages VG between -8 V and +8 V 
 
90 
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7.7 Corrected MIS HFET output characteristics: Drain current ID as a function of 
applied drain voltage VD at gate voltages VG between -4 V and +8 V; drain 
current at a gate voltage of -4 V was subtracted from drain current characteristic 
at higher gate voltages 
 
 
 
91 
7.8 MIS HFET transfer characteristics: Drain current ID as a function of applied gate 
voltage VG at a fixed drain voltages VD = 10 V (red full circles), extrapolation 
(black solid line) 
 
 
91 
7.9 Schematic cross sectional view of the fabricated metal insulator semiconductor 
hetero-junction field effect transistor structure; sample consists of 3C-SiC 
substrate, 50 nm c-GaN:C, 48 nm carbon doped asymmetric c-AlN/GaN MQW 
structure, 30 nm UID c-GaN, 25 nm UID c-Al0.2Ga0.8N, 6 nm SiO2 
 
 
 
93 
7.10 1D Poisson- Schroedinger gamma point conduction band edge (red full line) and 
electron distribution (blue dashed line) as a function of the distance from surface 
of a MISHFET structure, black full line at E = 0 eV marks the Fermi level EF; a 
at a gate voltage of VG = 0 V and, b at a gate voltage of VG = 1 V 
 
 
 
94 
7.11 IV characteristics of a source drain contacts and b source gate contacts 95 
7.12 MIS HFET output characteristics: Drain current ID as a function of applied drain 
voltage VD at gate voltages VG between -3 V and +4 V 
 
96 
7.13 MIS HFET transfer characteristics: Drain current ID as a function of applied gate 
voltage VG at a fixed drain voltages VD = 5 V (blue full circles), extrapolation 
(black solid line)  
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Appendix VI: List of Tables 
 
2.1 Basic parameter of c-GaN, c-AlN and 3C-SiC   3 
3.1 RIE process parameter for cubic AlxGa1-xN/GaN (x <0 .35), SiO2 and Si3N4 29 
3.2 PECVD process parameter for high and low deposition rate SiO2, Si3N4, and 
SiON 
 
31 
6.1 Comparison of the via CV measured NA-ND and the calculated NA-ND 
concentration depending on the carbon concentration 
 
71 
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